NDLI: Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links

Content Provider	IEEE Xplore Digital Library
Author	Frazzetta, D. Dimartino, G. Palesi, M. Kumar, S. Catania, V.
Copyright Year	2008
Description	Author affiliation: Dept. of Comput. Sci. & Telecommun. Eng., Univ. of Catania, Catania (Frazzetta, D.; Dimartino, G.; Palesi, M.; Kumar, S.; Catania, V.)
Abstract	In this paper we propose a series of efficient routing strategies to effectively utilize NoC systems with partially faulty links. These strategies try to use partially faulty links when the load is high and distribute traffic uniformly on links. Evaluation of our strategies for 8times8 mesh with 7% partially faulty links shows that, using our best strategy, it is possible to achieve an average reduction of up to 50% on packet delay when the load is high. We have also worked out complete designs of routers which can tolerate partial link faults and implement our routing strategies. Approximately 25% extra area and 5% extra power consumption is required for the design of the upgraded router incorporating link fault tolerance and the best routing strategy. However, the overall performance improvement counter balances such overhead resulting in an overall saving in energy consumption of up to 20%. The proposed strategies offer a way to increase the effective yield of large and complex NoC systems.
Starting Page	18
Ending Page	25
File Size	407528
Page Count	8
File Format	PDF
ISBN	9780769532776
DOI	10.1109/DSD.2008.26
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-03
Publisher Place	Italy
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Network-on-a-chip Wires Delay Energy consumption Joining processes Design engineering CMOS technology Digital systems Design methodology architecture routing network on chip fault tolerance performance analysis power analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics

Adaptive approach to tolerate multiple faulty links in Network-on-Chip

Multi network interface architectures for fault tolerant Network-on-Chip

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction

Online Routing Fault Detection for Reconfigurable NoC

A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip

Fault Tolerant Source Routing for Network-on-chip

Dynamic buffer management to improve the performance of fault tolerance adaptive Network-On-Chip applications

Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links

Similar Documents

Performance Evaluation of Adaptive Routing Algorithms for achieving Fault Tolerance in NoC Fabrics

Adaptive approach to tolerate multiple faulty links in Network-on-Chip

Multi network interface architectures for fault tolerant Network-on-Chip

Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions

A Fault Tolerant NoC Architecture for Reliability Improvement and Latency Reduction

Online Routing Fault Detection for Reconfigurable NoC

A Novel Flit Serialization Strategy to Utilize Partially Faulty Links in Networks-on-Chip

Fault Tolerant Source Routing for Network-on-chip

Dynamic buffer management to improve the performance of fault tolerance adaptive Network-On-Chip applications

Efficient Application Specific Routing Algorithms for NoC Systems utilizing Partially Faulty Links