NDLI: Development of a tool-set for remote and partial reconfiguration of FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Gehm Moraes, F. Mesquita, D. Carlos Palma, J. Moller, L. Calazans, N.
Copyright Year	2003
Description	Author affiliation: Faculdade de Informatica, PUCRS, Porto Alegre, Brazil (Gehm Moraes, F.; Mesquita, D.; Carlos Palma, J.; Moller, L.; Calazans, N.)
Abstract	This work describes the implementation of digital reconfigurable systems (DRS) using commercial FPGA devices. The main goal is to present a set of tools for remote and partial reconfiguration developed for the Virtex FPGA family. Even though the tools are targeted to a specific device, their building principles may easily be adapted to other FPGA families, if they have an internal architecture enabling partial reconfiguration. The main contribution of the paper is the tool-set proposed to manipulate cores using partial reconfiguration in existing FPGAs.
Sponsorship	EDAA EDA Consortium IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	1122
Ending Page	1123
File Size	395594
Page Count	2
File Format	PDF
ISBN	0769518702
ISSN	15301591
DOI	10.1109/DATE.2003.1253763
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Circuits Logic devices Reconfigurable logic Computer architecture Platform virtualization Pipelines Read only memory HTML Buildings
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Remote and partial reconfiguration of FPGAs: tools and trends

Implementing logic in FPGA memory arrays: heterogeneous memory architectures

Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays

An architecture for asynchronous FPGAs

Reconfigurable computing architecture survey and introduction

Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration

Optically reconfigurable gate array

reMORPH: A Runtime Reconfigurable Architecture

An overview of advances in reconfigurable computing systems

Development of a tool-set for remote and partial reconfiguration of FPGAs

Similar Documents

Remote and partial reconfiguration of FPGAs: tools and trends

Implementing logic in FPGA memory arrays: heterogeneous memory architectures

Heterogeneous technology mapping for area reduction in FPGAs with embedded memory arrays

An architecture for asynchronous FPGAs

Reconfigurable computing architecture survey and introduction

Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration

Optically reconfigurable gate array

reMORPH: A Runtime Reconfigurable Architecture

An overview of advances in reconfigurable computing systems

Development of a tool-set for remote and partial reconfiguration of FPGAs