NDLI: Transistor-level static timing analysis by piecewise quadratic waveform matching

Content Provider	IEEE Xplore Digital Library
Author	Zhong Wang Jianwen Zhu
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Toronto Univ., Ont., Canada (Zhong Wang; Jianwen Zhu)
Abstract	While fast timing analysis methods, such as asymptotic waveform evaluation (AWE), have been well established for linear circuits, the timing analysis for non-linear circuits, which are dominant in digital CMOS circuits, is usually, performed by a SPICE like, time domain integration based approach, involving expensive Newton Raphson iterations at numerous time steps. In this paper we propose a new technique that leads to the transient solution of charge/discharge paths with a complexity equivalent to only K DC operating point calculations, where K is the number of transistors along the path. This is accomplished by approximating each nodal voltage as a piecewise quadratic waveform, whose characteristics can be determined by matching the charge/discharge currents. Experiments on a wide range of circuits show that a 31.6 times speed-up over SPICE transient simulation with 10 ps step size can be achieved, while maintaining an average accuracy of 99%.
Sponsorship	EDAA EDA Consortium IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	1026
Ending Page	1031
File Size	300931
Page Count	6
File Format	PDF
ISBN	0769518702
ISSN	15301591
DOI	10.1109/DATE.2003.1253739
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing Performance analysis SPICE Linear circuits Circuit analysis CMOS digital integrated circuits Performance evaluation Time domain analysis Voltage Circuit simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Transistor-level static timing analysis by piecewise quadratic waveform matching (2003).

Piecewise quadratic waveform matching with successive chord iteration

Transistor-level static timing analysis by piecewise quadratic waveform matching and sc method.

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching

ELsim: a timing simulator for digital CMOS integrated circuits

Piecewise linear models for Rsim

Piecewise-linear timing delay modeling for digital CMOS circuits

Time-Domain Simulation of CMOS Output Buffer with LECCS-I/O Model and Time-Variant Linear Switches

An accurate time-domain current waveform simulator for VLSI circuits

Transistor-level static timing analysis by piecewise quadratic waveform matching

Similar Documents

Transistor-level static timing analysis by piecewise quadratic waveform matching (2003).

Piecewise quadratic waveform matching with successive chord iteration

Transistor-level static timing analysis by piecewise quadratic waveform matching and sc method.

Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching

ELsim: a timing simulator for digital CMOS integrated circuits

Piecewise linear models for Rsim

Piecewise-linear timing delay modeling for digital CMOS circuits

Time-Domain Simulation of CMOS Output Buffer with LECCS-I/O Model and Time-Variant Linear Switches

An accurate time-domain current waveform simulator for VLSI circuits

Transistor-level static timing analysis by piecewise quadratic waveform matching