NDLI: Energy estimation for extensible processors

Content Provider	IEEE Xplore Digital Library
Author	Yunsi Fei Ravi, S. Raghunathan, A. Jha, N.K.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. Eng., Princeton Univ., NJ, USA (Yunsi Fei)
Abstract	This paper presents an efficient methodology for estimating the energy consumption of application programs running on extensible processors. Extensible processors, which are increasingly popular in embedded system design, allow a designer to customize a base processor core through instruction set extensions. Existing processor energy macro-modeling techniques are not applicable to extensible processors, since they assume that the instruction set architecture as well as the underlying structural description of the microarchitecture remain fixed. Our solution to this problem is an energy macro-model suitably parameterized to estimate the energy consumption of a processor instance that incorporates any custom instruction extensions. Stich a characterization is facilitated by careful selection of macro-model parameters/variables that can capture both the functional and structural aspects of the execution of a program on an extensible processor Another feature of the proposed characterization flow is the use of regression analysis to build the macro-model. Regression analysis allows for in-situ characterization, thus allowing arbitrary test programs to be used during macro-model construction. We validate the proposed methodology by characterizing the energy consumption of a state-of-the-art extensible processor (Tensilica's Xtensa). We use the macro-model to analyze the energy consumption of several benchmark applications with custom instructions. The mean absolute error in the macro-model estimates is only 3.3%, when compared to the energy values obtained by a commercial tool operating on the synthesized RTL description of the custom processor. Our approach achieves an average speedup of three orders of magnitude over the commercial RTL energy estimator Our experiments show that the proposed methodology also achieves good relative accuracy, which is essential in energy Optimization studies.
Sponsorship	EDAA EDA Consortium IEEE Comput. Soc. TTTC IEEE Comput. Soc. DATC ECSI ACM/SIGDA RAS
Starting Page	682
Ending Page	687
File Size	435921
Page Count	6
File Format	PDF
ISBN	0769518702
ISSN	15301591
DOI	10.1109/DATE.2003.1253686
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-03-07
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Embedded system Hardware Regression analysis Application specific integrated circuits National electric code Microarchitecture Parameter estimation Benchmark testing Optimization methods
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A hybrid energy-estimation technique for extensible processors

Towards effective embedded processors in codesigns: customizable partitioned caches

A low power hardware/software partitioning approach for core-based embedded systems

INSIDE: INstruction Selection/Identification & Design Exploration for extensible processors

Energy-efficient instruction set synthesis for application-specific processors

A system-level co-verification environment for ATM hardware design

TAO: regular expression-based register-transfer level testability analysis and optimization

MINCE: matching instructions using combinational equivalence for extensible processor

Analysis and Optimization of Embedded Software Energy Consumption on the Source Code and Algorithm Level

Energy estimation for extensible processors

Similar Documents

A hybrid energy-estimation technique for extensible processors

Towards effective embedded processors in codesigns: customizable partitioned caches

A low power hardware/software partitioning approach for core-based embedded systems

INSIDE: INstruction Selection/Identification & Design Exploration for extensible processors

Energy-efficient instruction set synthesis for application-specific processors

A system-level co-verification environment for ATM hardware design

TAO: regular expression-based register-transfer level testability analysis and optimization

MINCE: matching instructions using combinational equivalence for extensible processor

Analysis and Optimization of Embedded Software Energy Consumption on the Source Code and Algorithm Level

Energy estimation for extensible processors