NDLI: Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

Content Provider	IEEE Xplore Digital Library
Author	Weixun Wang Mishra, P. Ranka, S.
Copyright Year	2011
Description	Author affiliation: Department of Computer and Information Science and Engineering, University of Florida, Gainesville, USA (Weixun Wang; Mishra, P.; Ranka, S.)
Abstract	Multicore architectures, especially chip multi-processors, have been widely acknowledged as a successful design paradigm. Existing approaches primarily target application-driven partitioning of the shared cache to alleviate inter-core cache interference so that both performance and energy efficiency are improved. Dynamic cache reconfiguration is a promising technique in reducing energy consumption of the cache subsystem for uniprocessor systems. In this paper, we present a novel energy optimization technique which employs both dynamic reconfiguration of private caches and partitioning of the shared cache for multicore systems with real-time tasks. Our static profiling based algorithm is designed to judiciously find beneficial cache configurations (of private caches) for each task as well as partition factors (of the shared cache) for each core so that the energy consumption is minimized while task deadline is satisfied. Experimental results using real benchmarks demonstrate that our approach can achieve 29.29% energy saving on average compared to systems employing only cache partitioning.
Starting Page	948
Ending Page	953
File Size	1051465
Page Count	6
File Format	PDF
ISBN	9781450306362
ISSN	85644924
e-ISBN	9781450306362
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Multicore processing Real time systems Energy consumption Optimization Partitioning algorithms Heuristic algorithms Program processors dynamic reconfiguration Multicore systems real-time systems energy optimization cache
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

An Energy Efficient Cache Design for Multi-core Processors

A Framework for Learning Based DVFS Technique Selection and Frequency Scaling for Multi-core Real-Time Systems

Task Partitioning Strategies for Multicore Real-Time Energy Harvesting Systems

Global EDF-based online, energy-efficient real-time scheduling in multi-core platform

A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems

Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors

Performance-controllable shared cache architecture for multi-core soft real-time systems

Energy-aware partitioning of tasks onto a heterogeneous multi-core platform

Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

Similar Documents

Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems

An Energy Efficient Cache Design for Multi-core Processors

A Framework for Learning Based DVFS Technique Selection and Frequency Scaling for Multi-core Real-Time Systems

Task Partitioning Strategies for Multicore Real-Time Energy Harvesting Systems

Global EDF-based online, energy-efficient real-time scheduling in multi-core platform

A Coordinated Approach for Practical OS-Level Cache Management in Multi-core Real-Time Systems

Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-processors

Performance-controllable shared cache architecture for multi-core soft real-time systems

Energy-aware partitioning of tasks onto a heterogeneous multi-core platform

Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems