NDLI: Universal logic modules based on double-gate carbon nanotube transistors

Content Provider	IEEE Xplore Digital Library
Author	Zukoski, A. Xuebei Yang Mohanram, K.
Copyright Year	2011
Description	Author affiliation: Department of Electrical and Computer Engineering, Rice University, Houston, USA (Zukoski, A.; Xuebei Yang; Mohanram, K.)
Abstract	Double-gate carbon nanotube field-effect transistors (DG-CNTFETs) can be controlled in the field to be either n-type or p-type through an extra polarity gate. This results in an embedded XOR behavior, which has inspired several novel circuit designs and architectures. This work makes the following contributions. First, we propose an accurate and efficient semi-classical modeling approach to realize the first SPICE-compatible model for circuit design and optimization of DG-CNTFETs. Second, we design and optimize universal logic modules (ULMs) in two circuit styles based on DG-CNTFETs. The proposed ULMs can leverage the full potential of the embedded XOR through the FPGA-centric lookup table optimization flow. Further, we demonstrate that DG-CNTFET ULMs in the double pass-transistor logic style, which inherently produces dual-rail outputs with balanced delay, are faster than DG-CNTFET circuits in the conventional single-rail static logic style that relies on explicit input inversion. On average across 12 benchmarks, the proposed dual-rail ULMs outperform the best DG-CNTFET fabrics based on tiling patterns by 37%, 12%, and 33% in area, delay, and total power, respectively.
Starting Page	884
Ending Page	889
File Size	303020
Page Count	6
File Format	PDF
ISBN	9781450306362
ISSN	85644924
e-ISBN	9781450306362
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-05
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Logic gates Integrated circuit modeling CNTFETs Delay Computational modeling Optimization double pass-transistor logic Carbon nanotubes double-gate universal logic module
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Universal logic modules based on double-gate carbon nanotube transistors

On the design of balanced carbon nanotube field-effect transistor gates

Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor

Logical Effort model for CNFET-based circuits

Ambipolar double gate CNTFETs based reconfigurable Logic cells

Dynamic circuits for ternary computation in carbon nanotube based field effect transistors

A compact model for double gate carbon nanotube FET

Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs

Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture

Universal logic modules based on double-gate carbon nanotube transistors

Similar Documents

Universal logic modules based on double-gate carbon nanotube transistors

On the design of balanced carbon nanotube field-effect transistor gates

Modeling and Performance Investigation of the Double-Gate Carbon Nanotube Transistor

Logical Effort model for CNFET-based circuits

Ambipolar double gate CNTFETs based reconfigurable Logic cells

Dynamic circuits for ternary computation in carbon nanotube based field effect transistors

A compact model for double gate carbon nanotube FET

Design and reliability analysis of multiple valued logic gates using carbon nanotube FETs

Reconfigurable double gate carbon nanotube field effect transistor based nanoelectronic architecture

Universal logic modules based on double-gate carbon nanotube transistors