NDLI: Automatic Clock Abstraction from Sequential Circuits

Content Provider	IEEE Xplore Digital Library
Copyright Year	1995
Description	Author affiliation: Digital Equipment Corporation, Hudson, MA (Samir Jain, Randal E. Bryant, Alok Jain)
Abstract	Our goal is to transform a low-level circuit design into a more abstract representation. A pre-existing tool, Tranalyze [4], takes a switch-level circuit and generates a functionally equivalent gatelevel representation. This work focuses on taking that gate-level sequential circuit and performing a temporal analysis which abstracts the clocks from the circuit. The analysis generates a cycle-level gate model with the detailed timing abstracted from the original circuit. Unlike other possible approaches, our analysis does not require the user to identify state elements or give the timings of internal state signals. The temporal analysis process has applications in simulation, formal verification, and reverse engineering of existing circuits. Experimental results show a 40%-70% reduction in the size of the circuit and a 3X-150X speedup in simulation time.
Starting Page	707
Ending Page	711
File Size	51734
Page Count	5
File Format	PDF
ISBN	0897917251
ISSN	0738100X
DOI	10.1109/DAC.1995.250056
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-06-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Clocks Sequential circuits Timing Circuit simulation Circuit synthesis Switching circuits Performance analysis Abstracts Circuit analysis Signal analysis
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clock distribution design in VLSI circuits-An overview

Automatic clock abstraction from sequential circuits (1994)

Timing abstraction of intellectual property blocks

Automatic clock abstraction from sequential circuits

Automatic Generation of VHDL Code for Self-Timed Circuits from Simulink Specifications

Waiting false path analysis of sequential logic circuits for performance optimization

Inversed Temperature Dependence aware clock skew scheduling for sequential circuits

A new two task algorithm for clock mode fault simulation in sequential circuits

Synthesis of sequential circuits with clock control to improve testability

Automatic Clock Abstraction from Sequential Circuits

Similar Documents

Clock distribution design in VLSI circuits-An overview

Automatic clock abstraction from sequential circuits (1994)

Timing abstraction of intellectual property blocks

Automatic clock abstraction from sequential circuits

Automatic Generation of VHDL Code for Self-Timed Circuits from Simulink Specifications

Waiting false path analysis of sequential logic circuits for performance optimization

Inversed Temperature Dependence aware clock skew scheduling for sequential circuits

A new two task algorithm for clock mode fault simulation in sequential circuits

Synthesis of sequential circuits with clock control to improve testability

Automatic Clock Abstraction from Sequential Circuits