NDLI: Efficient Power Estimation for Highly Correlated Input Streams

Content Provider	IEEE Xplore Digital Library
Copyright Year	1995
Description	Author affiliation: Department of Electrical Engineering - Systems, University of Southern California, Los Angeles, CA (Radu Marculescu, Diana Marculescu, Massoud Pedram)
Abstract	Power estimation in combinational modules is addressed from a probabilistic point of view. The zero-delay hypothesis is considered and under highly correlated input streams, the activities at the primary outputs and all internal nodes are estimated. For the first time, the relationship between logic and probabilistic domains is investigated and two new concepts - conditional independence and isotropy of signals - are brought into attention. Based on them, a sufficient condition for analyzing complex dependencies is given. In the most general case, the conditional independence problem has been shown to be NP-complete and thus appropriate heuristics are presented to estimate switching activity. Detailed experiments demonstrate the accuracy and efficiency of the method. The results reported here are useful in low power design.
Starting Page	628
Ending Page	634
File Size	86390
Page Count	7
File Format	PDF
ISBN	0897917251
ISSN	0738100X
DOI	10.1109/DAC.1995.250041
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-06-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Switching circuits Circuit simulation Probabilistic logic Circuit testing Analytical models Sufficient conditions Design automation Capacitance Energy dissipation CMOS digital integrated circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Power dissipation in deep submicron CMOS digital circuits

Low-power circuit design using adiabatic switching principle

Power Estimation of Cell-Based CMOS Circuits

Recovered energy logic-A highly efficient alternative to today's logic circuits

Simulation and reduction of CMOS power dissipation at logic level

Estimation Of Circuit Activity Considering Signal Correlations And Simultaneous Switching

Design of tapered serial chains for reduced delay and power dissipation

Exploring the power dimension [in digital CMOS]

Effect of technology scaling on digital CMOS logic styles

Efficient Power Estimation for Highly Correlated Input Streams

Similar Documents

Power dissipation in deep submicron CMOS digital circuits

Low-power circuit design using adiabatic switching principle

Power Estimation of Cell-Based CMOS Circuits

Recovered energy logic-A highly efficient alternative to today's logic circuits

Simulation and reduction of CMOS power dissipation at logic level

Estimation Of Circuit Activity Considering Signal Correlations And Simultaneous Switching

Design of tapered serial chains for reduced delay and power dissipation

Exploring the power dimension [in digital CMOS]

Effect of technology scaling on digital CMOS logic styles

Efficient Power Estimation for Highly Correlated Input Streams