NDLI: Panel: Power Minimization in IC Design

Content Provider	IEEE Xplore Digital Library
Author	Massoud Pedram
Copyright Year	1995
Description	Author affiliation: Univ. of Southern California, Los Angeles, CA (Massoud Pedram)
Abstract	Mobile and portable information systems are pushing electronics and the development process. In their wake are new requirements that drive low-power design. This is however by no means the only driving force behind the need for a dramatic reduction of power dissipation in digital ICs. There also exists a strong demand on producers of high end products to reduce power consumption. Power minimization is thus vital for different reasons in different applications. Design knowledge and experience in minimizing power while optimizing performance is very limited. Low-power design is in its infancy. The same can be said for design tools. The opportunities for ultra low power tools and methodologies that achieve dramatic reduction of power and push higher up the design entry point are all around us. However, the need for tools that broaden the low-power design envelope is not being articulated by the user community very strongly. This panel seeks to expose solutions that designers and EDA vendors have, to present proper vehicles for transferring the low power design techniques and methodologies to the user community, and to provide a forum for exploring what is still needed. What design paradigms make sense, what levels of accuracy and speed are acceptable to the users and what tools have the highest payoff are part of what this panel is all about.
Starting Page	157
Ending Page	157
File Size	7222
Page Count	1
File Format	PDF
ISBN	0897917251
ISSN	0738100X
DOI	10.1109/DAC.1995.250082
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-06-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Information systems Power dissipation Energy consumption Design optimization Electronic design automation and methodology Vehicles Design methodology Instruments Large scale integration Logic design
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in