NDLI: User-perceived latency driven voltage scaling for interactive applications

Content Provider	IEEE Xplore Digital Library
Author	Le Yan Lin Zhong Jha, N.K.
Copyright Year	2005
Description	Author affiliation: Dept. of Electr. Eng., Princeton Univ., NJ, USA (Le Yan; Lin Zhong; Jha, N.K.)
Abstract	Power has become a critical concern for battery-driven computing systems, on which many applications that are run are interactive. System-level voltage scaling techniques, such as dynamic voltage scaling (DVS) and adaptive body biasing (ABB), have been shown to reduce energy consumption effectively. Previous works on DVS and ABB exploit low CPU utilization of the processor to drive voltage scaling. This has become inadequate for modern interactive applications involving high CPU usage. In this work, we target computer responsiveness during voltage scaling to exploit more opportunities for energy reduction. Instead of CPU utilization, we use the user-perceived latency, the delay between user input and computer response, to drive voltage scaling. Considering the tradeoff between energy consumption and computer responsiveness during voltage scaling not only reduces energy consumption effectively, but also ensures good computer responsiveness for interactive applications. Experimental results show that for the 70nm technology, during the execution of seven commonly-used interactive applications, the energy consumption of the processor using user-perceived latency driven DVS is reduced by an average of 37.3%, and the user-perceived latency by an average of 18.3%, compared to CPU utilization driven DVS. If both DVS and ABB are performed simultaneously based on the user-perceived latency, then the energy consumption is reduced by another 38.9% compared to when DVS is performed alone, while maintaining a similar computer responsiveness level. We have implemented user-perceived latency driven voltage scaling under Linux with X Window system. However, the methodology is extensible to other operating systems as well.
Sponsorship	acm Special Interest Group on design automation (SIGda) EDA Consortium IEEE CASS/CANDE IEEE Circuits & Syst. Soc
Starting Page	624
Ending Page	627
File Size	966745
Page Count	4
File Format	PDF
ISBN	1595930582
DOI	10.1109/DAC.2005.193886
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Delay Energy consumption Voltage control Dynamic voltage scaling Application software Operating systems Power system management Permission Power engineering computing Linux
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

38.3 User-perceived Latency Driven Voltage Scaling for Interactive Applications ∗

User-perceived latency driven voltage scaling for interactive applications

Contents provider-assisted dynamic voltage scaling for low energy multimedia applications

User-perceived latency driven voltage scaling for interactive applications ∗.

Dynamic power optimization of interactive systems

Experiences in implementing an energy-driven task scheduler in RT-Linux

Dynamic voltage frequency scaling for multi-tasking systems using online learning

Dynamic voltage scaling and power management for portable systems

A dynamic frequency scaling solution to DPM in embedded Linux systems

User-perceived latency driven voltage scaling for interactive applications

Similar Documents

38.3 User-perceived Latency Driven Voltage Scaling for Interactive Applications ∗

User-perceived latency driven voltage scaling for interactive applications

Contents provider-assisted dynamic voltage scaling for low energy multimedia applications

User-perceived latency driven voltage scaling for interactive applications ∗.

Dynamic power optimization of interactive systems

Experiences in implementing an energy-driven task scheduler in RT-Linux

Dynamic voltage frequency scaling for multi-tasking systems using online learning

Dynamic voltage scaling and power management for portable systems

A dynamic frequency scaling solution to DPM in embedded Linux systems

User-perceived latency driven voltage scaling for interactive applications