NDLI: A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis

Content Provider	IEEE Xplore Digital Library
Author	Haihua Su Widiger, D. Kashyap, C. Liu, F. Krauter, B.
Copyright Year	2005
Description	Author affiliation: IBM Corp., Austin, TX, USA (Haihua Su; Widiger, D.; Kashyap, C.; Liu, F.; Krauter, B.)
Abstract	We present a noise-driven effective capacitance method for estimating the combined propagation noise and crosstalk noise. Gate propagation noise rules are efficiently calculated inside the Ceff procedure to determine a linear Thevenin model of the victim driver. A voltage-dependent current source model (Croix and Wong, 2003 and Keller et al.,2004) of the driver, along with a load capacitor is analyzed to generate the gate output waveform, from which noise rules are directly extracted. This method removes potential errors introduced in traditional look-up table or fitted-equation based noise rules. The linear driver Thevenin model can then be employed to analyze the propagation noise, while the same Thevenin resistance can be used to analyze the crosstalk noise. The combined coupling and propagation noise can then be estimated using superposition. In this work, we extend the popular timing-driven effective capacitance method into the noise domain. Similar to the effective capacitance method in timing analysis, this technique can successfully separate the nonlinear driver analysis from the linear interconnect analysis. In addition, the linear driver model can significantly ease the task of finding the worst-case peak alignment among all the victim and aggressor noise sources. Experimental results on both RC and RLC nets from industry designs show both accuracy and efficiency compared to SPICE results.
Sponsorship	acm Special Interest Group on design automation (SIGda) EDA Consortium IEEE CASS/CANDE IEEE Circuits & Syst. Soc
Starting Page	186
Ending Page	189
File Size	792779
Page Count	4
File Format	PDF
ISBN	1595930582
DOI	10.1109/DAC.2005.193798
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Capacitance Crosstalk Circuit noise Driver circuits Voltage Algorithm design and analysis Integrated circuit noise Performance analysis Permission Radio access networks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis.

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis

A global driver sizing tool for functional crosstalk noise avoidance

Crosstalk immune interconnect driver design

Worst-case aggressor-victim alignment with current-source driver models

Post-route gate sizing for crosstalk noise reduction

Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model

Post-route gate sizing for crosstalk noise reduction

A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis

Similar Documents

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis.

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis

A global driver sizing tool for functional crosstalk noise avoidance

Crosstalk immune interconnect driver design

Worst-case aggressor-victim alignment with current-source driver models

Post-route gate sizing for crosstalk noise reduction

Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model

Post-route gate sizing for crosstalk noise reduction

A signal integrity-driven buffer insertion technique for post-routing noise and delay optimization

A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis