NDLI: Power emulation: a new paradigm for power estimation

Content Provider	IEEE Xplore Digital Library
Author	Coburn, J. Ravi, S. Raghunathan, A.
Copyright Year	2005
Description	Author affiliation: NEC Labs. America, Princeton, NJ, USA (Coburn, J.; Ravi, S.; Raghunathan, A.)
Abstract	In this work, we propose a new paradigm called power emulation, which exploits hardware acceleration to drastically speedup power estimation. Power emulation is based on the observation that most power estimation tools typically perform the following sequence of operations: simulating the circuit to obtain value traces or statistics for the inputs of its constituent components, evaluating power models for each circuit component based on the input values seen during simulation, and aggregating the power consumption of individual components to compute the circuit's power consumption. We further recognize that the steps involved in power estimation (power model evaluation, aggregation) can themselves be thought of as synthesizable functions and implemented as hardware circuits. Thus, any given design can be enhanced by adding to it "power estimation hardware", and the resulting power model enhanced circuit can be mapped onto a hardware prototyping platform. While drastic speedups in power estimation (orders of magnitude) are possible using this approach, a significant challenge arises due to the increase in circuit size as a result of adding power estimation hardware. We propose a systematic methodology to reduce the size of the power model enhanced circuit through a suite of techniques, including power model reuse across different circuit components, regulating the granularity of components for power modeling, exploiting inter-component power correlations, resource sharing for power model computations, and the use of block memories for efficient storage within power models. We demonstrate the benefits of the proposed power emulation paradigm by applying it to register-transfer level (RTL) power estimation for industrial designs, resulting in speedups from around 10X to over 500X compared to state-of-the-art commercial power estimation tools.
Sponsorship	acm Special Interest Group on design automation (SIGda) EDA Consortium IEEE CASS/CANDE IEEE Circuits & Syst. Soc
Starting Page	700
Ending Page	705
File Size	1411133
Page Count	6
File Format	PDF
ISBN	1595930582
DOI	10.1109/DAC.2005.193902
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2005-06-13
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Association for Computing Machinery, Inc. (ACM)
Subject Keyword	Emulation Hardware Power system modeling Computational modeling Circuit simulation Energy consumption State estimation Acceleration Performance evaluation Statistics
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware accelerated power estimation

Power Emulation: A New Paradigm for Power Estimation (2005)

Power emulation: a new paradigm for power estimation

Communication-efficient hardware acceleration for fast functional simulation

Hardware accelerated power estimation (2005).

Power emulation based DVFS efficiency investigations for embedded systems

Hardware Accelerated Power Estimation

Rapid Performance and Power Consumption Estimation Methods for Embedded System Design

An autonomous FPGA-based emulation system for fast fault tolerant evaluation

Power emulation: a new paradigm for power estimation

Similar Documents

Hardware accelerated power estimation

Power Emulation: A New Paradigm for Power Estimation (2005)

Power emulation: a new paradigm for power estimation

Communication-efficient hardware acceleration for fast functional simulation

Hardware accelerated power estimation (2005).

Power emulation based DVFS efficiency investigations for embedded systems

Hardware Accelerated Power Estimation

Rapid Performance and Power Consumption Estimation Methods for Embedded System Design

An autonomous FPGA-based emulation system for fast fault tolerant evaluation

Power emulation: a new paradigm for power estimation