NDLI: Resource-constrained low-power bus encoding with crosstalk delay elimination

Content Provider	IEEE Xplore Digital Library
Author	Meeyoung Cha Lyuh, C. Taewhan Kim
Copyright Year	2004
Description	Author affiliation: Korea Advanced Institute of Science and Technology (Meeyoung Cha)
Abstract	In deep-submicron (DSM) technology, minimizing power consumption of a bus is one of the most important design objectives in embedded system-on-chip (SoC) design. In this paper, we address the problem of design space exploration of lowenergy software bus encoding in embedded SoC design. Traditionally, finding a bus encoding that leads to a minimum energy consumption of bus has been an important research issue, but relatively little attention has been paid to the cost of software encoding implementation. In embedded system design, the memory space for storing the encoding information is strictly limited. Consequently, exploring the bus encoding implementation alternatives under such constraint becomes very necessary and/or useful. In this paper, we propose a systematic design space exploration algorithm for low-power bus encoding which completely eliminates the crosstalk delay. From experiments on a set of benchmark designs, the proposed algorithm was shown to consume 48% less power consumption on average over existing techniques with relatively little memory overhead.
Sponsorship	IEEE Circuits and Syst. Soc. ACM SIGDA Inst. of Electron., Information and Commun. Eng. Information Processing Soc. of Japan
Starting Page	835
Ending Page	838
File Size	354285
Page Count	4
File Format	PDF
ISBN	0780381750
DOI	10.1109/ASPDAC.2004.1337710
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-01-27
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Crosstalk Delay Energy consumption Wire Embedded software Information technology Space technology Space exploration Costs
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Resource-Constrained Low-Power Bus Encoding with Crosstalk Delay Elimination

Low power bus encoding with crosstalk delay elimination [SoC]

Resource-constrained low-power bus encoding with crosstalk delay elimination

Crosstalk-aware energy efcient encoding for instruction bus through code compression.

Resource-constrained low power bus encoding in embedded system design (2003).

Crosstalk-Aware Energy Efficient Encoding for Instruction Bus through Code Compression

A low power crosstalk-free bus encoding using genetic algorithm

Low-Power Crosstalk Avoidance Encoding for On-Chip Data Buses

Crosstalk-avoidance coding for low-power on-chip bus

Resource-constrained low-power bus encoding with crosstalk delay elimination

Similar Documents

Resource-Constrained Low-Power Bus Encoding with Crosstalk Delay Elimination

Low power bus encoding with crosstalk delay elimination [SoC]

Resource-constrained low-power bus encoding with crosstalk delay elimination

Crosstalk-aware energy efcient encoding for instruction bus through code compression.

Resource-constrained low power bus encoding in embedded system design (2003).

Crosstalk-Aware Energy Efficient Encoding for Instruction Bus through Code Compression

A low power crosstalk-free bus encoding using genetic algorithm

Low-Power Crosstalk Avoidance Encoding for On-Chip Data Buses

Crosstalk-avoidance coding for low-power on-chip bus

Resource-constrained low-power bus encoding with crosstalk delay elimination