NDLI: Enhanced symbolic simulation for efficient verification of embedded array systems

Content Provider	IEEE Xplore Digital Library
Author	Tao Feng Wang, L.-C. Kwang-Ting Cheng Pandey, M. Abadir, M.S.
Copyright Year	2003
Description	Author affiliation: Dept. of Electr. & Comput. Eng., California Univ., Santa Barbara, CA, USA (Tao Feng; Wang, L.-C.; Kwang-Ting Cheng)
Abstract	In the past, symbolic trajectory evaluation (STE) was shown to be effective for verifying individual array blocks. However, when applying STE to verify multiple array blocks together as a single system, the run-time OBDD sizes would often blow up. In this paper, we propose using a "dual-rail" symbolic simulation scheme to facilitate the application of STE proof methodology for verifying array systems. The proposed scheme implicitly partitions a given design into control domain and datapath domain, and symbolic simulation is carried out on both domains. With this scheme, the run-time OBDD sizes during the symbolic simulation for each domain can be limited. We demonstrate the effectiveness of our approach by verifying the memory management unit (MMU) in Motorola high-performance microprocessors. The verification of MMU as a whole was not possible before because of the OBDD size blow-up problem when an ordinary symbolic simulator was used in the STE proof process.
Sponsorship	IEEE Circuits & Syst. Soc. ACM SIGDA IEICE (Inst. Electon., Inf. & Commun. Eng.) IPSJ (Inf. Process. Soc. Japan)
Starting Page	302
Ending Page	307
File Size	794304
Page Count	6
File Format	PDF
ISBN	0780376595
DOI	10.1109/ASPDAC.2003.1195032
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-01-24
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Encoding Size control Registers Application specific processors Runtime Memory management Optimization Engines Multivalued logic Automatic test pattern generation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Combining ATPG and symbolic simulation for efficient validation of embedded array systems

Enhanced Symbolic Simulation for Efficient Verification of Embedded Array Systems

Combining ATPG and symbolic simulation for efficient validation of embedded array systems (2002)

Write-through method for embedded memory with compression Scan-based testing

Enhanced symbolic simulation for efficient verification of embedded array systems

Logic optimization and code generation for embedded control applications

Improved symbolic simulation by functional-space decomposition

Using cutwidth to improve symbolic simulation and Boolean satisfiability

Architecture and compilation for data bandwidth improvement in configurable embedded processors

Enhanced symbolic simulation for efficient verification of embedded array systems

Similar Documents

Combining ATPG and symbolic simulation for efficient validation of embedded array systems

Enhanced Symbolic Simulation for Efficient Verification of Embedded Array Systems

Combining ATPG and symbolic simulation for efficient validation of embedded array systems (2002)

Write-through method for embedded memory with compression Scan-based testing

Enhanced symbolic simulation for efficient verification of embedded array systems

Logic optimization and code generation for embedded control applications

Improved symbolic simulation by functional-space decomposition

Using cutwidth to improve symbolic simulation and Boolean satisfiability

Architecture and compilation for data bandwidth improvement in configurable embedded processors

Enhanced symbolic simulation for efficient verification of embedded array systems