NDLI: Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits]

Content Provider	IEEE Xplore Digital Library
Author	Seung Hoon Choi Paul, B.C. Roy, K.
Copyright Year	2002
Description	Author affiliation: Sch. of Electr. & Comput. Eng., Purdue Univ., West Lafayette, IN, USA (Seung Hoon Choi)
Abstract	In this paper we propose a dynamic noise model to verify functional failures due to crosstalk in high-speed circuits. Conventional DC noise analysis produces pessimistic results because it ignores the fact that a gate acts as a low-pass filter. In contrast, the dynamic noise model considers the temporal property of a noise waveform and analyzes its effect on functionality. In this model, both capacitive and inductive coupling are considered as the dominant source of noise in high-speed deep-submicron circuits. It is observed that in the case of the local interconnects (where wire lengths are short), the effect of inductive coupling is small; however for long interconnects this effect may be considerable. Based on this noise model, we have developed an algorithm to verify high-speed circuits for functional failures due to crosstalk. The design of a 4-bit precharge-evaluate full adder circuit is verified, and many nodes which are susceptible to crosstalk noise are identified. It is observed and further verified by SPICE simulation that dynamic noise analysis is more realistic for verifying functional failures due to crosstalk than DC noise analysis.
Sponsorship	VLSI Soc. India (VSI)
Starting Page	65
Ending Page	70
File Size	473983
Page Count	6
File Format	PDF
ISBN	0769514413
DOI	10.1109/ASPDAC.2002.994887
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2002-01-11
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Crosstalk Circuit noise Coupling circuits Integrated circuit interconnections Failure analysis Low pass filters Wire Adders SPICE Analytical models
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Noise analysis under capacitive and inductive coupling for high speed circuits

Crosstalk noise in high density and high speed interconnections due to inductive coupling

Dynamic noise analysis with capacitive and inductive coupling, in (2002)

Analytical Expressions for Capacitive and Inductive Coupling

EM-based analytical model for estimation of worst-case crosstalk noise

Analytical crosstalk model with inductive coupling in VLSI interconnects

A new crosstalk noise model for DOMINO logic circuits

Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation

On-chip crosstalk evaluation between adjacent interconnections

Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits]

Similar Documents

Noise analysis under capacitive and inductive coupling for high speed circuits

Crosstalk noise in high density and high speed interconnections due to inductive coupling

Dynamic noise analysis with capacitive and inductive coupling, in (2002)

Analytical Expressions for Capacitive and Inductive Coupling

EM-based analytical model for estimation of worst-case crosstalk noise

Analytical crosstalk model with inductive coupling in VLSI interconnects

A new crosstalk noise model for DOMINO logic circuits

Twisted differential on-chip interconnect architecture for inductive/capacitive crosstalk noise cancellation

On-chip crosstalk evaluation between adjacent interconnections

Dynamic noise analysis with capacitive and inductive coupling [high-speed circuits]