NDLI: B*-tree based variability-aware floorplanning

Content Provider	IEEE Xplore Digital Library
Author	Wenjuan Zhang Srivastava, S. Yajun Ha
Copyright Year	2010
Description	Author affiliation: Department of Electrical & Computer Engineering, National University of Singapore, 4 Engineering Drive 3, Singapore 117576 (Wenjuan Zhang; Srivastava, S.; Yajun Ha)
Abstract	The scaling of technologies toward the nanometer regime brings with a challenging increase in the amount of variability across all phases of design. With the rising impact of process variations on block characteristics such as width, length and aspect ratio, a traditional deterministic floorplanner is unable to take block variations into account and a variability-aware floorplanner is needed. In this paper, we use an affine arithmetic (AA) model to develop a fast and optimized variability-aware floorplanner. The AA model enables a fast and accurate estimation of the variable range of floorplan metrics such as area and wirelength in the presence of variations of each block dimension. Compared with the Monte Carlo simulation results, the average errors of mean and range values computed by the proposed method are −0.78% & −12.96% respectively for area, −2.43% & −13.23% respectively for wirelength and up to 1000X speed up by testing on five MCNC benchmarks. Our solution to this problem is also interesting to related problems such as warehouse floorplanning.
Starting Page	1191
Ending Page	1194
File Size	1013841
Page Count	4
File Format	PDF
ISBN	9781424474547
e-ISBN	9781424474561
DOI	10.1109/APCCAS.2010.5775008
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-06
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Monte Carlo methods Simulated annealing Delay Algorithm design and analysis Benchmark testing Accuracy Floorplanning Affine Arithmetic Variability
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in