NDLI: A new power efficient current-mode 4-PAM transmitter interface for off-chip interconnect

Content Provider	IEEE Xplore Digital Library
Author	Vijaya Sankara Rao, P. Mandal, P.
Copyright Year	2010
Description	Author affiliation: Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India-721302 (Vijaya Sankara Rao, P.; Mandal, P.)
Abstract	In this work we propose a power-efficient 4-PAM current-mode transmitter for high-speed chip-to-chip data communication applications. The proposed transmitter meets the impedance requirements of current-mode communication. It offers high output impedance for outbound signal, a requirement of a current-mode transmitter and simultaneously provides back impedance of 100-Ω differential for reflections coming from the line. This unique feature offers significant power savings compared to a conventional 4-PAM transmitter for target signal swing. The proposed back terminated transmitter is implemented in 1.8-V, 0.18-µm digital CMOS technology, which takes into device parasitic and second order effects. The 4-PAM transmitter able to support data rates of 10-Gb/s over a FR4 PCB trace of length 7.5-inch for a target bit-error rate(BER) of $10^{−12}.$ The industry standard 7.5-inch FR4 PCB trace is modeled by measured 4-port S-parameters in the frequency range from 100-MHz to 20-GHz. The power consumed in the 4-PAM transmitter is 10.2-mW, this power is 37.5% lower than a conventional passive terminated current-mode 4-PAM transmitter power consumption.
Starting Page	959
Ending Page	962
File Size	246494
Page Count	4
File Format	PDF
ISBN	9781424474547
e-ISBN	9781424474561
DOI	10.1109/APCCAS.2010.5774951
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-06
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transmitters Impedance Driver circuits Bandwidth Power dissipation Receivers Power demand high-speed Circuits 4-PAM transmitter current-mode circuits chip-to-chip interconnect
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in