NDLI: The transformer coupled mm-Wave CMOS Power Amplifier

Content Provider	IEEE Xplore Digital Library
Author	Ki-Jin Kim Lim, T.H. Ahn, K.H.
Copyright Year	2010
Description	Author affiliation: Convergence Communication Components Research Center, #68 Yatap-dong, Bungdang-gu, Seongnam-si, Gyeonggi-do, Korea (Ki-Jin Kim; Lim, T.H.; Ahn, K.H.)
Abstract	This paper presents a novel on chip transformer coupled PA (Power Amplifier) in a 9 Metal Generic 90-nm TSMC CMOS technology for the 60 GHz mm-Wave (millimetre wave) WPAN. The PA consists of three stage CS (Common Source) amplifiers and inter-stage matching transformers. The architecture of the transformer is a stacked-structure which provides high coupling coefficient with a relatively small size. The transformer's parameters are simulated by the 3-D electromagnetic simulator. To enhance the gain and linearity of the PA, the miller capacitance neutralized technique is adopted in this paper. The designed PA shows maximum 26.5 dB gain over 3 dB frequency 58.6 ∼ 63.6 GHz. The output 1 dB compression point is 12.1 dBm, and the output saturation power is 14.46 dBm under 1.2V supply voltage. The PAE(Power Added Efficiency) of the circuit is 12.48 %. All the results of this paper are excellent comparing to previous work.
Starting Page	276
Ending Page	279
File Size	490735
Page Count	4
File Format	PDF
ISBN	9781424474547
e-ISBN	9781424474561
DOI	10.1109/APCCAS.2010.5774841
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-12-06
Publisher Place	Malaysia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Gain Power amplifiers CMOS integrated circuits Transistors Circuit faults Power generation Current density on chip transformer 60 GHz power amplifier millimeter wave amplifier
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in