NDLI: Architectural design and implementation of full ATM layer functions for the cost effective access network

Content Provider	IEEE Xplore Digital Library
Author	Sang-Ho Lee Chan Kim Jae-Geun Kim
Copyright Year	1999
Description	Author affiliation: Switching & Transmission Technol. Lab., ETRI, Taejon, South Korea (Sang-Ho Lee)
Abstract	As the various types of application services are increased in the ATM (asynchronous transfer mode) network, it becomes a very important requirement for ATM network equipment to provide for higher transfer rate and to detect the network failure or the service degradation. In order to meet these requirements we developed a monolithic single chip device which can handle VPI/VCI address translation, routing, UPC (usage parameter control), QOS (quality of service) buffering, ABR (available bit rate) processing and OAM (operation and management) processing for 65,536 VCs (virtual circuits) in real time. This paper describes architectural design and implementation of a 622 Mbps ATM layer ASIC (application specific integrated circuit). This ASIC is applicable to develop the network equipment in B-ISDN. This supports both NNI (network-network interface) and UNI (user-network interface).
Starting Page	37
Ending Page	40
File Size	298959
Page Count	4
File Format	PDF
ISBN	0780357051
DOI	10.1109/APASIC.1999.824023
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-08-23
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Cost function Asynchronous transfer mode Application specific integrated circuits Routing Switches Scheduling algorithm Degradation Network interfaces Bandwidth Design methodology
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of 622 Mbps ATM OAM functions for the integrated service access network

Design of an ASIC for the ATM layer functions

An ATM OAM processor for B-ISDN network equipments

Architectural design options for atm switches (1999).

Design and development of the first single-chip full-duplex OC48 traffic manager and ATM SAR SoC

A 622 Mbps ATM physical layer ASIC and its "design for test" methods

Bandwidth assignment with QoS guarantee in scalable ATM switches

Layer 3 switching alternatives

Implementing fair queueing in ATM switches. I. A practical methodology for the analysis of delay bounds

Architectural design and implementation of full ATM layer functions for the cost effective access network

Similar Documents

Design of 622 Mbps ATM OAM functions for the integrated service access network

Design of an ASIC for the ATM layer functions

An ATM OAM processor for B-ISDN network equipments

Architectural design options for atm switches (1999).

Design and development of the first single-chip full-duplex OC48 traffic manager and ATM SAR SoC

A 622 Mbps ATM physical layer ASIC and its "design for test" methods

Bandwidth assignment with QoS guarantee in scalable ATM switches

Layer 3 switching alternatives

Implementing fair queueing in ATM switches. I. A practical methodology for the analysis of delay bounds

Architectural design and implementation of full ATM layer functions for the cost effective access network