NDLI: A lossless index coding algorithm and VLSI design for vector quantization

Content Provider	IEEE Xplore Digital Library
Author	Ming-Hwa Sheu Sh-Chi Tsai Ming-Der Shieh
Copyright Year	1999
Description	Author affiliation: Dept. of Electron. Eng., Nat. Yunlin Univ. of Sci. & Technol., Taiwan (Ming-Hwa Sheu)
Abstract	This paper presents a switching-tree coding (STC) algorithm to re-encode the output codevector indexes after vector quantization. Based on the connections in the index neighborhood, we construct three binary trees to allocate the optimal variable-length noiseless code for each index. Simulation results indicate that this algorithm can improve coding efficiency without introducing any extra coding distortion, as compared to conventional memoryless VQ. Besides, according the new algorithm, an efficient VLSI architecture is also derived under the requirements of low cost and high performance. The gate counts of encoder and decoder are about 5000 and 4800 respectively. After Verilog simulation, the clock rate of the whole architecture is 50 MHz by using 0.6 /spl mu/m CMOS IP3M technology.
Starting Page	198
Ending Page	201
File Size	330787
Page Count	4
File Format	PDF
ISBN	0780357051
DOI	10.1109/APASIC.1999.824062
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-08-23
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Very large scale integration Algorithm design and analysis Vector quantization Image coding Decoding Costs Pixel Encoding Binary trees Hardware design languages
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Kind VLSI Design of Vector Quantization Algorithm for Image Compression

Real-time image compression based on wavelet vector quantization, algorithm and VLSI architecture

Tree-structure architecture and VLSI implementation for vector quantization algorithms

A vector quantization algorithm suitable for VLSI implementation

A fast algorithm for performing vector quantization and its VLSI implementation

VLSI array architectures for pyramid vector quantization

VLSI design for a new adaptive image compress coding

A Novel Algorithm of Image Vector Quantization and VLSI Implementation Architecture

Area efficient VLSI architectures for Huffman coding

A lossless index coding algorithm and VLSI design for vector quantization

Similar Documents

A Kind VLSI Design of Vector Quantization Algorithm for Image Compression

Real-time image compression based on wavelet vector quantization, algorithm and VLSI architecture

Tree-structure architecture and VLSI implementation for vector quantization algorithms

A vector quantization algorithm suitable for VLSI implementation

A fast algorithm for performing vector quantization and its VLSI implementation

VLSI array architectures for pyramid vector quantization

VLSI design for a new adaptive image compress coding

A Novel Algorithm of Image Vector Quantization and VLSI Implementation Architecture

Area efficient VLSI architectures for Huffman coding

A lossless index coding algorithm and VLSI design for vector quantization