NDLI: A calibration-free 3.0 V 12-bit 20 MSPS A/D converter

Content Provider	IEEE Xplore Digital Library
Author	Hee Cheol Choi Jaejin Park Seung-Bin You Ho-Jin Park Geun-Soon Kang Jae-Whui Kim
Copyright Year	1999
Description	Author affiliation: Syst. LSI Div., Samsung ELectron. Co., Yongin, South Korea (Hee Cheol Choi)
Abstract	A calibration-free 3 V 12-bit 20 MSPS pipelined analog-to-digital (A/D) converter was implemented using 0.35 /spl mu/m CMOS technology. The proposed hybrid capacitor switching technique of two feedback capacitors is applied to improve the linearity which is limited by component mismatch depending on the process. Since the proposed technique can be implemented by simple circuits compared with previous self-calibration techniques, it allows smaller area and lower power consumption and it is applicable to general pipelined architectures. Other technique proposed to improve the linearity is a capacitor array layout scheme which is insensitive to the parasitic effect of capacitor top plates. The A/D converter occupies a die area of 2.57 mm/sup 2/ (1260 /spl mu/m/spl times/2040 /spl mu/m) excluding pad ring and dissipates 135 mW at a 20 MHz clock rate with a 3 V single supply. Typical differential nonlinearity (DNL) and integral nonlinearity (INL) are /spl plusmn/0.72 LSB and/spl plusmn/1.22 LSB, respectively.
Starting Page	190
Ending Page	193
File Size	423476
Page Count	4
File Format	PDF
ISBN	0780357051
DOI	10.1109/APASIC.1999.824060
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1999-08-23
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Capacitors Linearity CMOS technology Analog-digital conversion Clocks Switching converters Switches Energy consumption Calibration Voltage
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter

A differential bipolar quasi-passive cyclic digital-to-analog converter with 4.416 MSps conversion rate and -77 dB THD

An ultra-low-power 10-Bit 100-kS/s successive-approximation analog-to-digital converter

A 10-bit 2.5 mW 0.27 mm/sup 2/ CMOS DAC with spike-free switching

A 10-bit 100-MS/s 50 mW CMOS A/D converter

A differential bipolar stray–insensitive quasi–passive pipelined digital–to–analog converter with 17.664 MSps sample rate and -85dB THD

A 3 V 12b 100 MS/s CMOS D/A converter for high-speed system applications

A CMOS 10-bit low-power pipelined A/D converter

Low power current mode pipelined A/D converter with 2.5-bit/stage and digital correction

A calibration-free 3.0 V 12-bit 20 MSPS A/D converter

Similar Documents

A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter

A differential bipolar quasi-passive cyclic digital-to-analog converter with 4.416 MSps conversion rate and -77 dB THD

An ultra-low-power 10-Bit 100-kS/s successive-approximation analog-to-digital converter

A 10-bit 2.5 mW 0.27 mm/sup 2/ CMOS DAC with spike-free switching

A 10-bit 100-MS/s 50 mW CMOS A/D converter

A differential bipolar stray–insensitive quasi–passive pipelined digital–to–analog converter with 17.664 MSps sample rate and -85dB THD

A 3 V 12b 100 MS/s CMOS D/A converter for high-speed system applications

A CMOS 10-bit low-power pipelined A/D converter

Low power current mode pipelined A/D converter with 2.5-bit/stage and digital correction

A calibration-free 3.0 V 12-bit 20 MSPS A/D converter