NDLI: Mapping high-dimension wavefront computations to silicon

Content Provider	IEEE Xplore Digital Library
Author	Wu, C.-M. Owens, R.M. Irwin, M.J.
Copyright Year	1990
Description	Author affiliation: Dept. of Comput. Sci., Pennsylvania State Univ., University Park, PA, USA (Wu, C.-M.; Owens, R.M.; Irwin, M.J.)
Abstract	The authors present a new template-matching algorithm with good recognition performance. However, this new algorithm exhibits a complex, four-dimensional, wavefront architecture. Thus, for VLSI implementation, reduced architectures with fewer connections and processors need to be derived. For this purpose, the authors develop a systematic reduction methodology to manually map wavefront computations from high-dimension to low-dimension. This methodology consists of seven steps. Based on this methodology, the authors derive several two-dimensional architectures which are suitable for VLSI implementation for the new template-matching algorithm and have simulated one of the architectures by using the Intel Hypercube Machine iPSC/2.<>
Starting Page	78
Ending Page	89
File Size	433780
Page Count	12
File Format	PDF
ISBN	0818690895
DOI	10.1109/ASAP.1990.145445
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1990-09-05
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Silicon Very large scale integration Computer architecture Data flow computing Computational modeling Heuristic algorithms Computer science Flow graphs Shift registers Hypercubes
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

HASE: a flexible high performance architecture simulator

Fully normal algorithms for incomplete hypercubes

VLSI architecture for hand-written symbol recognition

Multidimensional algorithms for VLSI processors

A decomposition approach for balancing large-scale acyclic data flow graphs

A new approach to pipeline FFT processor

Embedding Paths of Different Lengths into Crossed Cubes

Mapping recursive algorithms onto systolic architectures

Fixed layer embeddings of binary trees

Mapping high-dimension wavefront computations to silicon

Similar Documents

HASE: a flexible high performance architecture simulator

Fully normal algorithms for incomplete hypercubes

VLSI architecture for hand-written symbol recognition

Multidimensional algorithms for VLSI processors

A decomposition approach for balancing large-scale acyclic data flow graphs

A new approach to pipeline FFT processor

Embedding Paths of Different Lengths into Crossed Cubes

Mapping recursive algorithms onto systolic architectures

Fixed layer embeddings of binary trees

Mapping high-dimension wavefront computations to silicon