NDLI: The SVX2 readout chip [Si strip detector]

Content Provider	IEEE Xplore Digital Library
Author	Zimmerman, T. Sarraj, M. Yarema, R. Kipnis, I. Kleinfelder, S. Luo, L. Milgrome, O.
Copyright Year	1963
Abstract	A new readout chip called SVX2 is being designed for silicon detector systems at Fermilab. SVX2 is essentially an upgrade of the presently used SVX chip and contains extensive performance and feature enhancements. SVX2 is designed to accommodate much shorter beam crossing times (132 ns to 400 ns) with minimal increase in noise and power. Analog signal delay is formed by a double correlated sampling pipeline in order to allow time for trigger formation. Signal digitization of up to eight bits is performed on the chip with an A/D converter per channel. This allows threshold setting, sparsification, and readout to be purely digital. Design philosophy will be discussed and test results presented.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	803
Ending Page	807
Page Count	5
File Size	518572
File Format	PDF
ISSN	00189499
Volume Number	42
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Strips Pipelines Detectors Laboratories Silicon Sampling methods Circuits Contracts Capacitors Delay effects
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Results of silicon strip detector readout using a CMOS low power microplex (MX1)

Design of an advanced readout chip for silicon strip detectors

Digital read-out chip for silicon strip detectors at SDC

APC3-a charge sampling, storage and readout chip for silicon detector readout

Performance of the binary readout of silicon strip detectors using the radiation hard SCT128B chip

A high-rate Fastbus silicon strip readout system

New developments in double sided silicon strip detectors

Initial Beam Test Results from a Silicon-Strip Detector with VLSI Readout

FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors

The SVX2 readout chip [Si strip detector]

Similar Documents

Results of silicon strip detector readout using a CMOS low power microplex (MX1)

Design of an advanced readout chip for silicon strip detectors

Digital read-out chip for silicon strip detectors at SDC

APC3-a charge sampling, storage and readout chip for silicon detector readout

Performance of the binary readout of silicon strip detectors using the radiation hard SCT128B chip

A high-rate Fastbus silicon strip readout system

New developments in double sided silicon strip detectors

Initial Beam Test Results from a Silicon-Strip Detector with VLSI Readout

FSSR2, a Self-Triggered Low Noise Readout Chip for Silicon Strip Detectors

The SVX2 readout chip [Si strip detector]