NDLI: The impact of ADC specifications on the performance of digital (DL)/sup N/ shaping

Content Provider	IEEE Xplore Digital Library
Author	Ripamonti, G. Zambusi, M. Spigarolo, R. Santo, D. Samori, C.
Copyright Year	1963
Abstract	Multiple Delay Line Shaping (DL)/sup N/ of nuclear pulses is performed in practice by introducing an Analog to Digital converter ADC and a digital filter within the noise-shaping circuit. The critical component of the processor is the ADC; since its non-idealities can modify the entire filter Weighting Function WF, rather than affect only the final pulse classification in a histogram. In this paper we discuss the specifications that a candidate ADC should fulfill in order to be suitable for (DL)/sup N/ shaping and, conversely, the specifications of the digital portion of (DL)/sup N/ shaper suitable to reduce the impact of ADC nonidealities: say, linearity, conversion time and number of bits, on the obtained spectra. For what concerns the quantization error, new WF allow the use of ADC with up to three bits less than those necessary in previous implementations. This is obtained with little penalty (a factor four) on the required ADC speed. The effects of the lack of synchronization between the incoming pulse and the sampling comb are shown to be useful, since they result in a sort of "sliding scale" effect, which allows to reduce the effects of ADC differential non linearity by an estimated factor of at least five.<>
Sponsorship	IEEE Nuclear and Plasma Sciences Society Computer Applications in Nuclear and Plasma Sciences (CANPS) Lawrence Berkeley Lab. Lawrence Livermore Nat. Lab. APS College of William and Mary Continuous Electron Beam Accelerator Facility NASA Defence Nuclear Agency Sandia National Laboratories Jet Propulsion Laboratory Brookhaven Nat. Lab. Lawrence Livermore Nat. Lab IEEE/NPPS Radiat. Effects Committee Defence Nuclear Agency/DoD Sandia National Laboratories/DOE Jet Propulsion Laboratory/NASA Phillips Lab./DoD
Starting Page	693
Ending Page	699
Page Count	7
File Size	706647
File Format	PDF
ISSN	00189499
Volume Number	42
Issue Number	4
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1995-08-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Linearity Delay lines Pulse circuits Pulse shaping methods Analog-digital conversion Digital filters Noise shaping Histograms Quantization Sampling methods
Content Type	Text
Resource Type	Article
Subject	Nuclear and High Energy Physics Electrical and Electronic Engineering Nuclear Energy and Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

On the implementation of multiple delay line filters with digital signal processing techniques

Sampling Pulses for Optimal Timing

Digital (DL)/sup N/ shaping with reduced quantization error penalty

A continuous-time noise-shaping modulator for logarithmic A/D conversion

Efficiency of ADC linearity estimators

A Fast ADC for Pulse Height Analysis

A 114-dB 68-mW Chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/

A modified efficient reduced-sample-rate delta-sigma-pipeline ADC architecture

A Theoretical Study of the Quantization Noise in Split Delta–Sigma ADCs

The impact of ADC specifications on the performance of digital (DL)/sup N/ shaping

Similar Documents

On the implementation of multiple delay line filters with digital signal processing techniques

Sampling Pulses for Optimal Timing

Digital (DL)/sup N/ shaping with reduced quantization error penalty

A continuous-time noise-shaping modulator for logarithmic A/D conversion

Efficiency of ADC linearity estimators

A Fast ADC for Pulse Height Analysis

A 114-dB 68-mW Chopper-stabilized stereo multibit audio ADC in 5.62 mm/sup 2/

A modified efficient reduced-sample-rate delta-sigma-pipeline ADC architecture

A Theoretical Study of the Quantization Noise in Split Delta–Sigma ADCs

The impact of ADC specifications on the performance of digital (DL)/sup N/ shaping