NDLI: A new perspective for efficient virtual-cache coherence

Content Provider	ACM Digital Library
Author	Ros, Alberto Kaxiras, Stefanos
Abstract	Coherent shared virtual memory (cSVM) is highly coveted for heterogeneous architectures as it will simplify programming across different cores and manycore accelerators. In this context, virtual L1 caches can be used to great advantage, e.g., saving energy consumption by eliminating address translation for hits. Unfortunately, multicore virtual-cache coherence is complex and costly because it requires reverse translation for any coherence request directed towards a virtual L1. The reason is the ambiguity of the virtual address due to the possibility of synonyms. In this paper, we take a radically different approach than all prior work which is focused on reverse translation. We examine the problem from the perspective of the coherence protocol. We show that if a coherence protocol adheres to certain conditions, it operates effortlessly with virtual caches, without requiring reverse translations even in the presence of synonyms. We show that these conditions hold in a new class of simple and efficient request-response protocols that use both self-invalidation and self-downgrade. This results in a new solution for virtual-cache coherence, significantly less complex and more efficient than prior proposals. We study design choices for TLB placement under our proposal and compare them against those under a directory-MESI protocol. Our approach allows for choices that are particularly effective as for example combining all per-core TLBs in a single logical TLB in front of the last level cache. Significant area, energy, and performance benefits ensue as a result of simplifying the entire multicore memory organization.
Starting Page	535
Ending Page	546
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2508148.2485968
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	41
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Cache coherence Multicore Self-invalidation Synonyms Virtual caches Request-response protocol Tlb organization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A new perspective for efficient virtual-cache coherence

A new perspective for efficient virtual-cache coherence.

Complexity-effective multicore coherence

The locality-aware adaptive cache coherence protocol

UNified Instruction/Translation/Data (UNITD) Coherence: One Protocol to Rule Them All (2010)

Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors (1995)

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based Approach (1996)

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based (1996)

Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors (1995)

A new perspective for efficient virtual-cache coherence

Similar Documents

A new perspective for efficient virtual-cache coherence

A new perspective for efficient virtual-cache coherence.

Complexity-effective multicore coherence

The locality-aware adaptive cache coherence protocol

UNified Instruction/Translation/Data (UNITD) Coherence: One Protocol to Rule Them All (2010)

Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors (1995)

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based Approach (1996)

Building Efficient Limited Directory-Based DSMs: A Multidestination Message Passing Based (1996)

Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors (1995)

A new perspective for efficient virtual-cache coherence