NDLI: Utility-based acceleration of multithreaded applications on asymmetric CMPs

Content Provider	ACM Digital Library
Author	Suleman, M. Aater Mutlu, Onur Patt, Yale N. Joao, José A.
Abstract	Asymmetric Chip Multiprocessors (ACMPs) are becoming a reality. ACMPs can speed up parallel applications if they can identify and accelerate code segments that are critical for performance. Proposals already exist for using coarse-grained thread scheduling and fine-grained bottleneck acceleration. Unfortunately, there have been no proposals offered thus far to decide which code segments to accelerate in cases where both coarse-grained thread scheduling and fine-grained bottleneck acceleration could have value. This paper proposes Utility-Based Acceleration of Multithreaded Applications on Asymmetric CMPs (UBA), a cooperative software/hardware mechanism for identifying and accelerating the most likely critical code segments from a set of multithreaded applications running on an ACMP. The key idea is a new Utility of Acceleration metric that quantifies the performance benefit of accelerating a bottleneck or a thread by taking into account both the criticality and the expected speedup. UBA outperforms the best of two state-of-the-art mechanisms by 11% for single application workloads and by 7% for two-application workloads on an ACMP with 52 small cores and 3 large cores.
Starting Page	154
Ending Page	165
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/2508148.2485936
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	41
Issue Number	3
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Multicore Multithreaded applications Critical sections Barriers Heterogeneous cmps Asymmetric cmps
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Utility-based acceleration of multithreaded applications on asymmetric CMPs

Bottleneck identification and scheduling in multithreaded applications (CARN, Vol. 40, Issue. 1)

Bottleneck identification and scheduling in multithreaded applications

Bottleneck identification and scheduling in multithreaded applications (SIGP, Vol. 47, Issue. 4)

Utility-Based Acceleration of Multithreaded Applications on Asymmetric CMPs

Accelerating Critical Section Execution with Asymmetric Multicore Architectures

Parallelism via Multithreaded and Multicore CPUs

HASS:a scheduler for heterogeneous multicore systems

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

Utility-based acceleration of multithreaded applications on asymmetric CMPs

Similar Documents

Utility-based acceleration of multithreaded applications on asymmetric CMPs

Bottleneck identification and scheduling in multithreaded applications (CARN, Vol. 40, Issue. 1)

Bottleneck identification and scheduling in multithreaded applications

Bottleneck identification and scheduling in multithreaded applications (SIGP, Vol. 47, Issue. 4)

Utility-Based Acceleration of Multithreaded Applications on Asymmetric CMPs

Accelerating Critical Section Execution with Asymmetric Multicore Architectures

Parallelism via Multithreaded and Multicore CPUs

HASS:a scheduler for heterogeneous multicore systems

Two-Level Hybrid Sampled Simulation of Multithreaded Applications

Utility-based acceleration of multithreaded applications on asymmetric CMPs