NDLI: A fast and accurate framework to analyze and optimize cache memory behavior

Content Provider	ACM Digital Library
Author	González, Antonio Vera, Xavier Llosa, Josep Bermudo, Nerina
Copyright Year	2004
Abstract	The gap between processor and main memory performance increases every year. In order to overcome this problem, cache memories are widely used. However, they are only effective when programs exhibit sufficient data locality. Compile-time program transformations can significantly improve the performance of the cache. To apply most of these transformations, the compiler requires a precise knowledge of the locality of the different sections of the code, both before and after being transformed.Cache miss equations (CMEs) allow us to obtain an analytical and precise description of the cache memory behavior for loop-oriented codes. Unfortunately, a direct solution of the CMEs is computationally intractable due to its NP-complete nature.This article proposes a fast and accurate approach to estimate the solution of the CMEs. We use sampling techniques to approximate the absolute miss ratio of each reference by analyzing a small subset of the iteration space. The size of the subset, and therefore the analysis time, is determined by the accuracy selected by the user. In order to reduce the complexity of the algorithm to solve CMEs, effective mathematical techniques have been developed to analyze the subset of the iteration space that is being considered. These techniques exploit some properties of the particular polyhedra represented by CMEs.
Starting Page	263
Ending Page	300
Page Count	38
File Format	PDF
ISSN	01640925
e-ISSN	15584593
DOI	10.1145/973097.973099
Volume Number	26
Issue Number	2
Journal	ACM Transactions on Programming Languages and Systems (TOPLAS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2004-03-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Cache memories Optimization Sampling
Content Type	Text
Resource Type	Article
Subject	Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Cache miss equations: a compiler framework for analyzing and tuning memory behavior

A fast and accurate framework to analyze and optimize cache memory behavior (2004)

A Fast and Accurate Approachto Analyze Cache Memory

Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories

Efficient and accurate analytical modeling of whole-program data cache behavior

Software-Based Self-Test of Set-Associative Cache Memories

Functional implementation techniques for CPU cache memories

Leveraging Managed Runtime Systems to Build, Analyze, and Optimize Memory Graphs

Cache and Compiler Interaction : How to analyze, optimize and time cache behavior

A fast and accurate framework to analyze and optimize cache memory behavior

Similar Documents

Cache miss equations: a compiler framework for analyzing and tuning memory behavior

A fast and accurate framework to analyze and optimize cache memory behavior (2004)

A Fast and Accurate Approachto Analyze Cache Memory

Scheduling to Optimize Cache Utilization for Non-Volatile Main Memories

Efficient and accurate analytical modeling of whole-program data cache behavior

Software-Based Self-Test of Set-Associative Cache Memories

Functional implementation techniques for CPU cache memories

Leveraging Managed Runtime Systems to Build, Analyze, and Optimize Memory Graphs

Cache and Compiler Interaction : How to analyze, optimize and time cache behavior

A fast and accurate framework to analyze and optimize cache memory behavior