NDLI: Avoiding initialization misses to the heap

Content Provider	ACM Digital Library
Author	Black, Bryan Lewis, Jarrod A. Lipasti, Mikko H.
Abstract	This paper investigates a class of main memory accesses (invalid memory traffic) that can be eliminated altogether. Invalid memory traffic is real data traffic that transfers invalid data. By tracking the initialization of dynamic memory allocations, it is possible to identify store instructions that miss the cache and would fetch uninitialized heap data. The data transfers associated with these initialization misses can be avoided without losing correctness. The memory system property crucial for achieving good performance under heap allocation is cache installation - the ability to allocate and initialize a new object into the cache without a penalty. Tracking heap initialization at a cache block granularity enables cache installation mechanisms to provide zero-latency prefetching into the cache. We propose a hardware mechanism, the Allocation Range Cache, that can efficiently identify initializing store misses to the heap and trigger cache installations to avoid invalid memory traffic.Results: For a 2MB cache 23% of cache misses (35% of compulsory misses) to memory are initializing the heap in the SPEC CINT2000 benchmarks. By using a simple base-bounds range sweeping scheme to track the initialization of the 64 most recent dynamic memory allocations, nearly 100% of all initializing store misses can be identified and installed in cache without accessing memory. Smashing invalid memory traffic via cache installation at a cache block granularity removes 23% of all miss traffic and can provide up to 41% performance improvement.
Starting Page	183
Ending Page	194
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/545214.545236
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	30
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Invalid memory traffic initializing stores cache installation allocation range cache
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Avoiding initialization misses to the heap

Avoiding initialization misses to the heap

Cache index-aware memory allocation

Accelerating dependent cache misses with an enhanced memory controller

A large, fast instruction window for tolerating cache misses

Aligning single path loops to reduce the number of capacity cache misses

Runtime identification of cache conflict misses: The adaptive miss buffer

On the use of registers vs. cache to minimize memory traffic

Improving instruction cache performance in OLTP

Avoiding initialization misses to the heap

Similar Documents

Avoiding initialization misses to the heap

Avoiding initialization misses to the heap

Cache index-aware memory allocation

Accelerating dependent cache misses with an enhanced memory controller

A large, fast instruction window for tolerating cache misses

Aligning single path loops to reduce the number of capacity cache misses

Runtime identification of cache conflict misses: The adaptive miss buffer

On the use of registers vs. cache to minimize memory traffic

Improving instruction cache performance in OLTP

Avoiding initialization misses to the heap