NDLI: Improving instruction cache performance in OLTP

Content Provider	ACM Digital Library
Author	Harizopoulos, Stavros Ailamaki, Anastasia
Copyright Year	2006
Abstract	Instruction-cache misses account for up to 40% of execution time in online transaction processing (OLTP) database workloads. In contrast to data cache misses, instruction misses cannot be overlapped with out-of-order execution. Chip design limitations do not allow increases in the size or associativity of instruction caches that would help reduce misses. On the contrary, the effective instruction cache size is expected to further decrease with the adoption of multicore and multithreading chip designs (multiple on-chip processor cores and multiple simultaneous threads per core). Different concurrent database threads, however, execute similar instruction sequences over their lifetime, too long to be captured and exploited in hardware. The challenge, from a software designer's point of view, is to identify and exploit common code paths across threads executing arbitrary operations, thereby eliminating extraneous instruction misses.In this article, we describe Synchronized Threads through Explicit Processor Scheduling (STEPS), a methodology and tool to increase instruction locality in database servers executing transaction processing workloads. STEPS works at two levels to increase reusability of instructions brought in the cache. At a higher level, synchronization barriers form $\textit{teams}$ of threads that execute the same system component. Within a team, STEPS schedules special fast context-switches at very fine granularity to reuse sets of instructions across team members. To find points in the code where context-switches should occur, we develop $\textit{autoSTEPS},$ a code profiling tool that runs directly on the DBMS binary. STEPS can minimize both capacity and conflict instruction cache misses for arbitrarily long code paths.We demonstrate the effectiveness of our approach on $\textit{Shore},$ a research prototype database system shown to be governed by similar bottlenecks as commercial systems. Using microbenchmarks on real and simulated processors, we observe that STEPS eliminates up to 96% of instruction-cache misses for each additional team thread and at the same time eliminates up to 64% of mispredicted branches by providing a repetitive execution pattern to the processor. When performing a full-system evaluation on real hardware using TPC-C, the industry-standard transactional benchmark, STEPS eliminates two-thirds of instruction-cache misses and provides up to 1.4 overall speedup.
Starting Page	887
Ending Page	920
Page Count	34
File Format	PDF
ISSN	03625915
e-ISSN	15574644
DOI	10.1145/1166074.1166079
Volume Number	31
Issue Number	3
Journal	ACM Transactions on Database Systems (TODS)
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	2006-09-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Instruction cache Cache misses
Content Type	Text
Resource Type	Article
Subject	Information Systems

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

STREX:boosting instruction cache reuse in OLTP workloads through stratified transaction execution

Instruction prefetching of systems codes with layout optimized for reduced cache misses

A large, fast instruction window for tolerating cache misses

Instruction-Cache Locking for Improving Embedded Systems Performance

A case for shared instruction cache on chip multiprocessors running OLTP

Reducing oltp instruction misses with thread migration.

OLTP in Wonderland Where do cache misses come from in major OLTP components?

OLTP in wonderland: where do cache misses come from in major OLTP components?

Reducing cache misses through programmable decoders

Improving instruction cache performance in OLTP

Similar Documents

STREX:boosting instruction cache reuse in OLTP workloads through stratified transaction execution

Instruction prefetching of systems codes with layout optimized for reduced cache misses

A large, fast instruction window for tolerating cache misses

Instruction-Cache Locking for Improving Embedded Systems Performance

A case for shared instruction cache on chip multiprocessors running OLTP

Reducing oltp instruction misses with thread migration.

OLTP in Wonderland Where do cache misses come from in major OLTP components?

OLTP in wonderland: where do cache misses come from in major OLTP components?

Reducing cache misses through programmable decoders

Improving instruction cache performance in OLTP