NDLI: Going the distance for TLB prefetching:an application-driven study

Content Provider	ACM Digital Library
Author	Sivasubramaniam, Anand Kandiraju, Gokul B.
Abstract	The importance of the Translation Lookaside Buffer (TLB) on system performance is well known. There have been numerous prior efforts addressing TLB design issues for cutting down access times and lowering miss rates. However, it was only recently that the first exploration [26] on prefetching TLB entries ahead of their need was undertaken and a mechanism called Recency Prefetching was proposed. There is a large body of literature on prefetching for caches, and it is not clear how they can be adapted (or if the issues are different) for TLBs, how well suited they are for TLB prefetching, and how they compare with the recency prefetching mechanism.This paper presents the first detailed comparison of different prefetching mechanisms (previously proposed for caches) - arbitrary stride prefetching, and markov prefetching - for TLB entries, and evaluates their pros and cons. In addition, this paper proposes a novel prefetching mechanism, called Distance Prefetching, that attempts to capture patterns in the reference behavior in a smaller space than earlier proposals. Using detailed simulations of a wide variety of applications (56 in all) from different benchmark suites and all the SPEC CPU2000 applications, this paper demonstrates the benefits of distance prefetching.
Starting Page	195
Ending Page	206
Page Count	12
File Format	PDF
ISSN	01635964
DOI	10.1145/545214.545237
Journal	ACM SIGARCH Computer Architecture News (CARN)
Volume Number	30
Issue Number	2
Language	English
Publisher	Association for Computing Machinery (ACM)
Publisher Date	1981-04-01
Publisher Place	New York
Access Restriction	One Nation One Subscription (ONOS)
Subject Keyword	Memory hierarchy Prefetching Simulation Application-driven study Translation lookaside buffer
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Going the distance for TLB prefetching: an application-driven study

Going the distance for TLB prefetching: An application-driven study (2002)

Design tradeoffs for software-managed TLBs

Inter-core cooperative TLB for chip multiprocessors (CARN, Vol. 38, Issue. 1)

TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Adapting Radix Sort to the Memory Hierarchy

Software prefetching and caching for translation lookaside buffers (1994).

Inter-core cooperative TLB for chip multiprocessors

Software Prefetching and Caching for Translation Lookaside Buffers (1994)

Going the distance for TLB prefetching:an application-driven study

Similar Documents

Going the distance for TLB prefetching: an application-driven study

Going the distance for TLB prefetching: An application-driven study (2002)

Design tradeoffs for software-managed TLBs

Inter-core cooperative TLB for chip multiprocessors (CARN, Vol. 38, Issue. 1)

TLB Improvements for Chip Multiprocessors: Inter-Core Cooperative Prefetchers and Shared Last-Level TLBs

Adapting Radix Sort to the Memory Hierarchy

Software prefetching and caching for translation lookaside buffers (1994).

Inter-core cooperative TLB for chip multiprocessors

Software Prefetching and Caching for Translation Lookaside Buffers (1994)

Going the distance for TLB prefetching:an application-driven study