NDLI: Course on secure hardware design of silicon chips

Content Provider	IET Digital Library
Author	Halak, Basel
Abstract	This study describes the design and evaluation of a secure chip design module for graduate students and junior engineers with electronics and computer engineering. This course has two broad goals, the first is to teach students how design complex systems on chips using industry standard tools and the second is to educate them on emerging hardware security threats and countermeasures. There are a number of strategies currently been employed to handle the rising complexity of chip design, namely reuse, abstraction and automation. The authors aim to show how to employ these approaches to produce working systems within a time-constrained environment similar to that of IC design companies. One of the unique features of this module is its approach of treating hardware security as an integral part of the chip design process and as one of the design metrics which can be evaluated and optimised, this allows students to better understand the root causes of this issue and to think more constructively about potential countermeasures. The course is designed based on the principles of constructive alignment method and Kolb learning cycle. Detailed syllabus and assessment exercises are included. Feedback results from students' surveys indicate that the module has been positively received.
Starting Page	304
Ending Page	309
Page Count	6
ISSN	1751858X
Volume Number	11
e-ISSN	17518598
Issue Number	Issue 4, Jul (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/11/4
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2017.0028
Journal	IET Circuits, Devices & Systems
Publisher Date	2017-02-28
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Assessment Exercises Chip Design Complexity Handling Circuit Complexity Complex System on Chip Design Teaching Computational Complexity Constructive Alignment Method Digital Circuit Design, Modelling And Testing Education And Training Educational Courses Electronic Design Automation Electronic Engineering Computing Electronic Engineering Education Electronics And Computer Engineering Further Education Graduate Students Hardware Security Countermeasures Hardware Security Threats Industry Standard Tool Integrated Circuit Design Junior Engineers Kolb Learning Cycle Secure Chip Design Module Evaluation Secure Hardware Design Course Security of Data Silicon Chips Syllabus System-on-chip Teaching
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs

Real-time information assurance integrated circuit security threats and hardware assurance countermeasures.

Introducing industrial design flow of an RFIC chip to a graduate course: building the ecosystem and bridging the gap between industry and academia

The silicon compiler as a tool for teaching microelectronic system design.

Genetics Lecture and Laboratory Syllabus for a Junior-Level Course

Software security: integrating secure software engineering in graduate computer science curriculum.

Scan design and secure chip.

Sensitivity analysis of testability parameters for secure IC design

Can We Trust the Chips of the Future?

Course on secure hardware design of silicon chips

Similar Documents

Hardware Security Threats and Potential Countermeasures in Emerging 3D ICs

Real-time information assurance integrated circuit security threats and hardware assurance countermeasures.

Introducing industrial design flow of an RFIC chip to a graduate course: building the ecosystem and bridging the gap between industry and academia

The silicon compiler as a tool for teaching microelectronic system design.

Genetics Lecture and Laboratory Syllabus for a Junior-Level Course

Software security: integrating secure software engineering in graduate computer science curriculum.

Scan design and secure chip.

Sensitivity analysis of testability parameters for secure IC design

Can We Trust the Chips of the Future?

Course on secure hardware design of silicon chips