NDLI: Approximate computing using frequency upscaling

Content Provider	IET Digital Library
Author	Huang, Junqi Kumar, T. Nandha Abbas, Haider Lombardi, Fabrizio
Abstract	This study presents frequency upscaling as a technique for developing error resilient arithmetic designs in approximate computing whereby the input signal frequency of the circuit is upscaled beyond its largest operating value in generating errors in the arithmetic operation while speeding up the computational throughput. This study initially presents the mathematical modelling of frequency upscaling for both exact and inexact full adders. An exhaustive simulation and evaluation of 4 and 8 bits subtraction followed by addition of two images and approximate discrete cosine transform (DCT) is pursued using exact and inexact circuits when subjected to the proposed technique. The results estimated using the proposed model show good agreement with the simulation results. The normalised mean error distance of subtraction using an inexact circuit is close to the exact value for different technology nodes. The peak signal-to-noise ratio (PSNR) results for the addition of two images show that the inexact full adder achieves a higher output image quality than the exact circuit when the frequency is scaled up. Also, in an approximate DCT, the input frequency of an inexact full adder can be scaled up significantly higher than an exact full adder without a significant decrease in PSNR value.
Starting Page	1018
Ending Page	1026
Page Count	9
ISSN	1751858X
Volume Number	13
e-ISSN	17518598
Issue Number	Issue 7, Oct (2019)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/13/7
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2018.5422
Journal	IET Circuits, Devices & Systems
Publisher Date	2019-06-10
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Adder Adder Cell Approximate Computing Approximate DCT Approximate Discrete Cosine Transform Approximation Theory Arithmetic Operation Computational Throughput Digital Arithmetic Method Digital Circuit Design, Modelling And Testing Discrete Cosine Transform Error Resilient Arithmetic Designs Exact Adders Exact Circuit Exact Full Adder Exhaustive Simulation Frequency Upscaling Inexact Circuit Inexact Full Adder Input Frequency Integral Transforms in Numerical Analysis Interpolation And Function Approximation Logic And Switching Circuit Logic Circuit Logic Design Method Mathematical Model Numerical Analysis Peak Signal-to-noise Ratio PSNR Technology Node Word Length 4.0 Bit Word Length 8.0 Bit
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree

Area-efficient parallel adder with faithful approximation for image and signal processing applications

Efficient design of coplanar ripple carry adder in QCA

Multiplierless approximate 4-point DCT VLSI architectures for transform block coding

High-performance full adder architecture in quantum-dot cellular automata

Accuracy enhancement of equal segment based approximate adders

A memory-efficient realization of cyclic convolution and its application to discrete cosine transform

Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems

The Arithmetic Cosine Transform: Exact and Approximate Algorithms

Approximate computing using frequency upscaling

Similar Documents

High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree

Area-efficient parallel adder with faithful approximation for image and signal processing applications

Efficient design of coplanar ripple carry adder in QCA

Multiplierless approximate 4-point DCT VLSI architectures for transform block coding

High-performance full adder architecture in quantum-dot cellular automata

Accuracy enhancement of equal segment based approximate adders

A memory-efficient realization of cyclic convolution and its application to discrete cosine transform

Ultra-low-voltage GDI-based hybrid full adder design for area and energy-efficient computing systems

The Arithmetic Cosine Transform: Exact and Approximate Algorithms

Approximate computing using frequency upscaling