NDLI: True random number generator resistant to frequency injection attacks

Content Provider	IET Digital Library
Author	Wieczorek, P. Z.
Abstract	True random number generators (TRNGs) based on flip-flop (FF) metastability can suffer from sensitivity to frequency injection attacks. A dedicated attack can interfere with a FF's initial condition and influence the logical state or resolve time. These, in turn might result in significant keyspace reduction. Therefore, a novel TRNG utilising random timing of metastable FF is proposed. In this concept, a programmable delay line driven by a pseudo-random generator with a random seed, changes continuously the phase between triggering signals (data and clock) and the global system clock. Nevertheless, the relative interval of clock and data active slopes remains constant and violates FF timing to ensure metastable (truly random) operation.
Starting Page	384
Ending Page	386
Page Count	3
ISSN	00135194
Volume Number	51
e-ISSN	1350911X
Issue Number	Issue 5, Mar (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/51/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.4030
Journal	Electronics Letters
Publisher Date	2015-02-20
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Digital Arithmetic Method Flip Flops Flip-flop Metastability Frequency Injection Attack GCK Global System Clock KeySpace Reduction Logic And Switching Circuit Logic Circuit Logical State Programmable Delay Line Pseudo-random Generator Random Number Generation Resolve Time Triggering Signal TRNG True Random Number Generator
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Dual-metastability FPGA-based true random number generator

Dual-Metastability Time-Competitive True Random Number Generator

Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection

Simple true random number generator for any semi-conductor technology

An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control

Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications

22.4 True Random Number Generator with a Metastability-Based Quality Control

Metastability occurrence based physical unclonable functions for FPGAs

Fast compact true random number generator based on multiple sampling

True random number generator resistant to frequency injection attacks

Similar Documents

Dual-metastability FPGA-based true random number generator

Dual-Metastability Time-Competitive True Random Number Generator

Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection

Simple true random number generator for any semi-conductor technology

An FPGA Implementation of the Resolve Time-Based True Random Number Generator With Quality Control

Energy recovery clock gating scheme and negative edge triggering flip-flop for low power applications

22.4 True Random Number Generator with a Metastability-Based Quality Control

Metastability occurrence based physical unclonable functions for FPGAs

Fast compact true random number generator based on multiple sampling

True random number generator resistant to frequency injection attacks