NDLI: Column-level passive sample and column-shared active readout structure for high speed, low power ROIC

Content Provider	IET Digital Library
Author	Guannan, Wang Wengao, Lu Dahe, Liu Yacong, Zhang Zhongjian, Chen
Abstract	A novel odd–even column-level passive sample and column-shared active readout structure is proposed to realise a high speed, low power and low noise readout integrated circuit (ROIC). This structure reduces the number of operational amplifiers (OPAs) in each column and decreases the power consumption of the column capacitive transimpedance amplifier (CTIA) and output buffer. Compared to the traditional design for medium-scale array ROIC, power consumption of a single column is reduced by 80%. A 320 × 320 array ROIC has been designed for indium antimonide (InSb) cooled infrared detector using the novel structure. The chip is fabricated in the 0.35 μm CMOS process. The total power consumption is <55 mW when operating at 200 Hz frame rate with four outputs and the linearity is 99.95%.
Starting Page	390
Ending Page	392
Page Count	3
ISSN	00135194
Volume Number	51
e-ISSN	1350911X
Issue Number	Issue 5, Mar (2015)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/51/5
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2014.3342
Journal	Electronics Letters
Publisher Date	2015-02-19
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Amplifiers CMOS Integrated Circuit CMOS Process Column Capacitive Transimpedance Amplifier Column-level Passive Sample Structure Column-shared Active Readout Structure Cooled Infrared Detector CTIA High Speed Low Noise Readout IC Indium Compound Infrared Detector InSb Integrated Circuit Design Layout Low Power Electronics Low Power ROIC Medium-scale Array Design Modelling And Testing Operational Amplifier PhotoDetector Power Consumption Power Electronics Power Supply Readout Electronics Semiconductor Integrated Circuit Design Size 0.35 Mum Supervisory Circuit
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low-power, high-speed output buffer with shared-TIA for ultra-large IRFPAs

Design of large dynamic range, low-power, high-precision ROIC for quantum dot infrared photo-detector

Shadow filters based on DDCC

Two-stage ADC-based ROICs for 25 μm-pitch cryogenic infrared focal plane array

High-speed transimpedance amplifier with runtime adaptive bandwidth and power consumption in 0.13 μm SiGe BiCMOS

Small-area low-ripple chopper instrumentation amplifier using sample-and-hold circuit

Implementation of capacitor multiplier with cell-based variable transconductance amplifier

Versatile CMOS bio-potential amplifier for high-density neural recording applications

Low-power, parasitic-insensitive interface circuit for capacitive microsensors

Column-level passive sample and column-shared active readout structure for high speed, low power ROIC

Similar Documents

Low-power, high-speed output buffer with shared-TIA for ultra-large IRFPAs

Design of large dynamic range, low-power, high-precision ROIC for quantum dot infrared photo-detector

Shadow filters based on DDCC

Two-stage ADC-based ROICs for 25 μm-pitch cryogenic infrared focal plane array

High-speed transimpedance amplifier with runtime adaptive bandwidth and power consumption in 0.13 μm SiGe BiCMOS

Small-area low-ripple chopper instrumentation amplifier using sample-and-hold circuit

Implementation of capacitor multiplier with cell-based variable transconductance amplifier

Versatile CMOS bio-potential amplifier for high-density neural recording applications

Low-power, parasitic-insensitive interface circuit for capacitive microsensors

Column-level passive sample and column-shared active readout structure for high speed, low power ROIC