NDLI: Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection

Content Provider	IET Digital Library
Author	Bae, W.
Abstract	An injection-locked clock generator with a frequency acquisition scheme, which eliminates a conflict between the injection and the frequency acquisition loop is described. In the proposed frequency detector (FD), the oscillator clock is sampled by the reference clock, which, respectively, becomes asynchronous sampling and synchronous sampling before and after injection locking. By taking advantage of this aspect, the proposed FD does not generate any active output once the oscillator is injection-locked, and therefore the conflict is completely resolved. Moreover, it is not turned off but just produces no output, hence it can immediately react to a sudden loss of injection-locking. The FD is implemented with a low hardware overhead of only six flip-flops and a few logic gates. The validity of the feasibility of the proposed scheme is verified by a circuit simulation.
Starting Page	1240
Ending Page	1242
Page Count	3
ISSN	00135194
Volume Number	53
e-ISSN	1350911X
Issue Number	Issue 18, Aug (2017)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/53/18
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2017.2238
Journal	Electronics Letters
Publisher Date	2017-08-04
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Asynchronous Circuit Asynchronous-sampling Frequency Detection Circuit Simulation Clocks Demodulator Detector Circuit Discriminators And Mixers Flip Flops Flip-flop Frequency Acquisition Technique Frequency Detector Injection Locked Oscillator Injection-locked Clock Generator Logic Circuit Logic Gate Modulator Oscillator Oscillator Clock Sampling Synchronous Sampling
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analytic signal model for flip-flop based phase-frequency detectors

Built-in self-test structure for fault detection of charge-pump phase-locked loop

Analysis of frequency detection capability of Alexander phase detector

Injection-locked oscillator lock detector

Power optimisation of both a high-speed counter and a retiming element for 2.4 GHz digital PLLs

BBPD with wide input phase range

Development of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array

Matrix phase detector for high bandwidth and low jitter frequency synthesis

0.6mW 6.3 GHz 40nm CMOS divide-by-2/3 prescaler using heterodyne phase-locking technique

Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection

Similar Documents

Analytic signal model for flip-flop based phase-frequency detectors

Built-in self-test structure for fault detection of charge-pump phase-locked loop

Analysis of frequency detection capability of Alexander phase detector

Injection-locked oscillator lock detector

Power optimisation of both a high-speed counter and a retiming element for 2.4 GHz digital PLLs

BBPD with wide input phase range

Development of low-complexity all-digital frequency locked loop as 500 MHz reference clock generator for field-programmable gate array

Matrix phase detector for high bandwidth and low jitter frequency synthesis

0.6mW 6.3 GHz 40nm CMOS divide-by-2/3 prescaler using heterodyne phase-locking technique

Frequency acquisition technique for injection-locked clock generator using asynchronous-sampling frequency detection