NDLI: Design and implementation of a new digital automatic gain control

Content Provider	IET Digital Library
Author	Tisserand, E. Berviller, Y.
Abstract	A new design method of an all-digital automatic gain control easy to implement is described and tested. The discretisation of the instantaneous gain provides a recursive form that merges the exponential function with the level detection. The first proposed circuit is well adapted for a software implementation. It comprises a simple control loop and two multipliers. It does neither contain digital filter nor divider and its setting only requires a loop gain parameter. Some tests were conducted on real digital audio signals with a dynamic range of 80 dB and they validate this approach. Under some conditions, the second circuit can even be simpler since it requires only one multiplier. It is well adapted to an field programmable gate array (FPGA) implementation for high speed signal processing.
Starting Page	1847
Ending Page	1849
Page Count	3
ISSN	00135194
Volume Number	52
e-ISSN	1350911X
Issue Number	Issue 22, Oct (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/52/22
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.1398
Journal	Electronics Letters
Publisher Date	2016-10-03
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	All-digital Automatic Gain Control Audio Signal Automatic Gain Control Control Loop Digital Audio Signal Exponential Function Field Programmable Gate Array FPGA Implementation High Speed Signal Processing Instantaneous Gain Discretisation Level Detection Logic And Switching Circuit Logic Circuit Loop Gain Parameter Phase And Gain Control Software Implementation Speech And Audio Signal Processing
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Digital model of TiO2 memristor for field-programmable gate array

FPGA-based real-time implementation for direction-of-arrival estimation

Implementation of LZMA compression algorithm on FPGA

FPGA-based parallel process for Walsh–Hadamard transform

Oscillator without a combinatorial loop and its threat to FPGA in data centre

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Development of a New Robot Controller Architecture with FPGA-Based IC Design for Improved High-Speed Performance

Implementation architecture of signal processing in pulse Doppler radar system based on FPGA

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Design and implementation of a new digital automatic gain control

Similar Documents

Digital model of TiO2 memristor for field-programmable gate array

FPGA-based real-time implementation for direction-of-arrival estimation

Implementation of LZMA compression algorithm on FPGA

FPGA-based parallel process for Walsh–Hadamard transform

Oscillator without a combinatorial loop and its threat to FPGA in data centre

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Development of a New Robot Controller Architecture with FPGA-Based IC Design for Improved High-Speed Performance

Implementation architecture of signal processing in pulse Doppler radar system based on FPGA

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Design and implementation of a new digital automatic gain control