NDLI: Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Please wait, while we are loading the content...

Efficient ultra-high-voltage controller-based complementary-metal-oxide-semiconductor switched-capacitor DC–DC converter for radio-frequency micro-electro-mechanical systems switch actuation

Embedded processor optimised for vascular pattern recognition

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Volume 7 (2013) : Issue 1, Jan

IET Collaborative Intelligent Manufacturing

IET Communications

IET Computer Vision

IET Computers & Digital Techniques

IET Control Theory & Applications

IET Cyber-Physical Systems: Theory & Applications

IET Cyber-Systems and Robotics

IET Electric Power Applications

IET Electrical Systems in Transportation

IET Energy Systems Integration

IET Generation, Transmission & Distribution

IET Image Processing

IET Information Security

IET Intelligent Transport Systems

IET Microwaves, Antennas & Propagation

IET Nanobiotechnology

IET Nanodielectrics

IET Networks

IET Optoelectronics

IET Power Electronics

IET Quantum Communication

IET Radar, Sonar & Navigation

IET Renewable Power Generation

IET Science, Measurement & Technology

IET Signal Processing

IET Wireless Sensor Systems

Micro & Nano Letters

The Journal of Engineering

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Content Provider	IET Digital Library
Author	Zhai, Xiaojun Bensaali, Faycal Ramalingam, Soodamani
Abstract	Number plate localisation is a very important stage in an automatic number plate recognition (ANPR) system and is computationally intensive. This study presents a low complexity with high-detection rate number plate localisation algorithm based on morphological operations together with an efficient multiplier-less architecture based on that algorithm. The proposed architecture has been successfully implemented and tested using a Mentor Graphics RC240 FPGA (field programmable gate arrays) development board equipped with a 4M-gate Xilinx Virtex-4 LX40. Two database sets sourced from the UK and Greece and including 1000 and 307 images, respectively, both with a resolution of 640 × 480, have been used for testing. Results achieved have shown that the proposed system can process an image in 4.7 ms, while achieving a 97.8% detection rate and consuming only 33% of the available area of the FPGA.
Starting Page	93
Ending Page	103
Page Count	11
ISSN	1751858X
Volume Number	7
e-ISSN	17518598
Issue Number	Issue 2, Mar (2013)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/iet-cds/7/2
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/iet-cds.2012.0064
Journal	IET Circuits, Devices & Systems
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	4M-gate Xilinx Virtex-4 LX40 Computer Vision And Image Processing Technique Efficient Field Programmable Gate Array Implementation Field Programmable Gate Array High-detection Rate Number Plate Localisation Algorithm Image Processing Image Recognition Image Resolution Logic And Switching Circuit Logic Circuit Mentor Graphics RC240 FPGA Multiplierless Architecture Optical, Image And Video Signal Processing Plate Localisation Algorithm Transportation Vehicle
Content Type	Text
Resource Type	Article
Subject	Control and Systems Engineering Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Real-time optical character recognition on field programmable gate array for automatic number plate recognition system

Implementation of LZMA compression algorithm on FPGA

High throughput and area-efficient FPGA implementation of AES for high-traffic applications

Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisation

FPGA-based real-time implementation for direction-of-arrival estimation

Single-configuration fault detection in application-dependent testing of field programmable gate array interconnects

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Modification and hardware implementation of cortex-like object recognition model

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation

Similar Documents

Real-time optical character recognition on field programmable gate array for automatic number plate recognition system

Implementation of LZMA compression algorithm on FPGA

High throughput and area-efficient FPGA implementation of AES for high-traffic applications

Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 field-programmable gate array

Memory-efficient architecture of circle Hough transform and its FPGA implementation for iris localisation

FPGA-based real-time implementation for direction-of-arrival estimation

Single-configuration fault detection in application-dependent testing of field programmable gate array interconnects

FPGA implementation of hardware efficient adaptive filter robust to impulsive noise

Modification and hardware implementation of cortex-like object recognition model

Improved number plate localisation algorithm and its efficient field programmable gate arrays implementation