NDLI: 10 Mbps 0.3 nJ/bit OQPSK transceiver IC for 400

Content Provider	IET Digital Library
Author	Jiang, Hanjun Weng, Zhaoyang Li, Yang Dong, Jingjing Rhee, Woogeun Wang, Zhihua
Abstract	A 10 Mbps OQPSK transceiver working in the 400–450 MHz frequency range is designed for medical telemetry applications requiring wireless communication with both high data rate and low power consumption. An inverter based phase-switching transmitter has been proposed to lower the transmitter power consumption. Moreover, a digital-assisted DC offset calibration (DCOC) technique that combines the PGA-gain-uncorrelated DCOC method and a lookup table is adopted to enable an zero-IF receiver architecture. Fabricated in 65 nm CMOS process, both the transmitter and the receiver consumes ∼3 mW from 1 V supply at 10 Mbps data rate. The transceiver energy efficiency is ∼0.3 nJ/bit, which outperforms the similar designs in recent literature.
Starting Page	1830
Ending Page	1832
Page Count	3
ISSN	00135194
Volume Number	52
e-ISSN	1350911X
Issue Number	Issue 22, Oct (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/52/22
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.2567
Journal	Electronics Letters
Publisher Date	2016-10-11
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Biomedical Communication Biomedical Electronics Biomedical Telemetry Bit Rate 10 Mbit/s Calibration CMOS Integrated Circuit CMOS Process Digital-assisted DC Offset Calibration Energy Conservation Frequency 400 MHz to 450 MHz Inverter Based Phase-switching Transmitter Invertors Lookup Table Low Power Consumption Low Power Electronics Medical Telemetry Application Microwave IC Modulation And Coding Method Offset-QPSK Modulation OQPSK Transceiver IC PGA-gain-uncorrelated DCOC Method Power Electronics Power Supply Quadrature Phase Shift Keying Radio Link And Equipment Radio Transceivers Receiver Size 65 Nm Supervisory Circuit Transceiver Energy Efficiency Transmitter Power Consumption UHF Integrated Circuit Voltage 1 V Wireless Communication System Zero-IF Receiver Architecture
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

400–450 MHz power amplifier with high-order harmonic suppression for multi-protocol transceiver

Design challenges for a high performance HSDPA RF transceiver IC

3–10 GHz ultra wideband front-end transceiver in 0.13 μm complementary metal oxide semiconductor for low-power biomedical radar

Low power, 20 Mbit/s, Ultra-Wide Band Transceiver Integrated Circuit Suitable for Communicating Objects Radio Interface

Robust super-regenerative receiver with low susceptibility on clock jitter employing synchronous peak-held envelope detector

A 400 MHz CMOS packet transmitter-receiver chip

A system study of a wireless subcutaneous transmitter

Design and implementation of 935 MHz FM transceiver for radio telemetry and 2.45 GHz direct AQPSK transmitter in CMOS

A multi Gbps 10-PAM receiver in 0.18μm CMOS technology

10 Mbps 0.3 nJ/bit OQPSK transceiver IC for 400–450 MHz medical telemetry

Similar Documents

400–450 MHz power amplifier with high-order harmonic suppression for multi-protocol transceiver

Design challenges for a high performance HSDPA RF transceiver IC

3–10 GHz ultra wideband front-end transceiver in 0.13 μm complementary metal oxide semiconductor for low-power biomedical radar

Low power, 20 Mbit/s, Ultra-Wide Band Transceiver Integrated Circuit Suitable for Communicating Objects Radio Interface

Robust super-regenerative receiver with low susceptibility on clock jitter employing synchronous peak-held envelope detector

A 400 MHz CMOS packet transmitter-receiver chip

A system study of a wireless subcutaneous transmitter

Design and implementation of 935 MHz FM transceiver for radio telemetry and 2.45 GHz direct AQPSK transmitter in CMOS

A multi Gbps 10-PAM receiver in 0.18μm CMOS technology

10 Mbps 0.3 nJ/bit OQPSK transceiver IC for 400–450 MHz medical telemetry