NDLI: PAM-4 VCSEL driver with selective falling-edge pre-emphasis

Content Provider	IET Digital Library
Author	Soenen, W. Lambrecht, J. Yin, X. Spiga, S. Amann, M. C. Steenberge, G. Van Bakopoulos, P. Bauwelinck, J.
Abstract	Data centre optical links are migrating to four-level pulse amplitude modulation (PAM-4) as a method to extend the data rate while covering longer distances. Vertical-cavity surface-emitting lasers (VCSELs) enable the integration of low-power transmitters, but their non-linear and bias-dependent behaviour makes conventional feed-forward equalisation less effective. This Letter presents a 0.13 μ m SiGe BiCMOS PAM-4 driver that boosts the falling-edge to the bottom level through a selective pre-emphasis technique. Experiments at 25 GBd (50 Gb/s) reveal that adding selective pre-emphasis to a 4-tap equalised current driving a 20.6 GHz 1.5 μ m VCSEL, relaxes the critical PAM-4 link budget requirements by >1 dB at the KP4 forward error correction threshold of 2.2 × 10 − 4 . The potential of PAM-4 VCSEL transmitters can be significantly enhanced by including selective pre-emphasis to the equalisation topology while requiring minimal overhead.
Starting Page	155
Ending Page	157
Page Count	3
ISSN	00135194
Volume Number	54
e-ISSN	1350911X
Issue Number	Issue 3, Feb (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/54/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2017.3945
Journal	Electronics Letters
Publisher Date	2017-12-18
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	4-tap Equalised Current Bias-dependent Behaviour BiCMOS Integrated Circuit Bit Rate 50 Gbit/s Code Computer Centres Critical PAM-4 Link Budget Requirements Data Centre Optical Link Equalisation Topology Feed-forward Equalisation Field Effect MMIC Forward Error Correction Forward Error Correction Threshold Four-level Pulse Amplitude Modulation Free Space Optical Link Frequency 20.6 GHz Low-power Transmitters Microwave IC Mixed Technology Integrated Circuit Nonlinear Behaviour Optical Link PAM-4 VCSEL Driver Pulse Amplitude Modulation Selective Falling-edge Pre-emphasis Selective Pre-emphasis Technique Semiconductor Laser Silicon-germanium BiCMOS PAM-4 Driver Surface Emitting Laser Diode Vertical-cavity Surface-emitting Lasers
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

High-Speed 1550 nm VCSEL Data Transmission Link Employing 25 GBd 4-PAM Modulation and Hard Decision Forward Error Correction

Design of a 56 Gbit/s 4-level pulse-amplitude-modulation inductor-less vertical-cavity surface-emitting laser driver integrated circuit in 130 nm BiCMOS technology

40 Gb/s PAM-4 Transmitter IC for Long-Wavelength VCSEL Links

Experimental demonstration of 4 × 80-Gbit/s PAM-4 transmission over 8-km SSMF using Wiener filter

60 Gbits error-free 4-PAM operation with 850 nm VCSEL

Design of a 4 $times$ 10 Gb/s VCSEL Driver Using Asymmetric Emphasis Technique in 90-nm CMOS for Optical Interconnection

Driver circuit for a PAM-4 optical transmitter using 65 nm CMOS and silicon photonic technologies

Differential pulse-amplitude modulation signalling for free-space optical communications

Integrated system of free-space optical and visible light communication for indoor wireless broadband access

PAM-4 VCSEL driver with selective falling-edge pre-emphasis

Similar Documents

High-Speed 1550 nm VCSEL Data Transmission Link Employing 25 GBd 4-PAM Modulation and Hard Decision Forward Error Correction

Design of a 56 Gbit/s 4-level pulse-amplitude-modulation inductor-less vertical-cavity surface-emitting laser driver integrated circuit in 130 nm BiCMOS technology

40 Gb/s PAM-4 Transmitter IC for Long-Wavelength VCSEL Links

Experimental demonstration of 4 × 80-Gbit/s PAM-4 transmission over 8-km SSMF using Wiener filter

60 Gbits error-free 4-PAM operation with 850 nm VCSEL

Design of a 4 $times$ 10 Gb/s VCSEL Driver Using Asymmetric Emphasis Technique in 90-nm CMOS for Optical Interconnection

Driver circuit for a PAM-4 optical transmitter using 65 nm CMOS and silicon photonic technologies

Differential pulse-amplitude modulation signalling for free-space optical communications

Integrated system of free-space optical and visible light communication for indoor wireless broadband access

PAM-4 VCSEL driver with selective falling-edge pre-emphasis