NDLI: Implementation of CS coefficient calculation based on dual-operator engines in multimode spaceborne SAR imaging systems

Content Provider	IET Digital Library
Author	Yang, Zhu Ding, Zegang Chen, Liang Long, Teng
Abstract	To provide an optimised implementation aimed at calculating the chirp scaling (CS) coefficients used in state-of-the-art spaceborne synthetic aperture radar (SAR) imaging systems. Built on the core concept of breaking down the CS coefficient calculation into basic operations, we propose a new architecture that adopts a dual-operator engine as the basic processing unit and seeks to optimise the switching network of operator engines through an appropriately interconnected grouping of various calculations. A wide variety of SAR imaging architectures based on fast Fourier transformation-CS operations may benefit from this work. The proposed architecture is implemented in a Xilinx Virtex-7 FPGA process; a comparison between test results and results obtained from an off-the-shelf counterpart confirms the efficacy of the proposed architecture.
Starting Page	163
Ending Page	165
Page Count	3
ISSN	00135194
Volume Number	54
e-ISSN	1350911X
Issue Number	Issue 3, Feb (2018)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/54/3
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2017.3346
Journal	Electronics Letters
Publisher Date	2017-12-15
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	Chirp Scaling Coefficient CS Coefficient Calculation Dual-operator Engine Dual-operator Engines Fast Fourier Transform Fast Fourier Transformation Field Programmable Gate Array Integral Transforms Logic Circuit Multimode Spaceborne SAR Imaging System Optical, Image And Video Signal Processing Radar Equipment Radar Imaging Spaceborne Radar Spaceborne Synthetic Aperture Radar Imaging System Switching Network Synthetic Aperture Radar System And Application Xilinx Virtex 7 FPGA Process
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spaceborne synthetic aperture radar imaging mapping methodology based on FPGA-DSP hybrid heterogeneous architecture

Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor

An Efficient Dual-Channel Data Storage and Access Method for Spaceborne Synthetic Aperture Radar Real-Time Processing

A new chirp scaling algorithm based on the fractional Fourier transform

A Spaceborne Synthetic Aperture Radar Partial Fixed-Point Imaging System Using a Field- Programmable Gate Array−Application-Specific Integrated Circuit Hybrid Heterogeneous Parallel Acceleration Technique

Exact spectrum of non-linear chirp scaling and its application in geosynchronous synthetic aperture radar imaging

Research on the method of fast inverse realisation of Vandermonde matrix based on FPGA

Generation scheme of chirp scaling phase functions based on floating-point CORDIC processor

A New Improved Step Transform Algorithm for Highly Squint SAR Imaging

Implementation of CS coefficient calculation based on dual-operator engines in multimode spaceborne SAR imaging systems

Similar Documents

Spaceborne synthetic aperture radar imaging mapping methodology based on FPGA-DSP hybrid heterogeneous architecture

Design and Implementation of Synthetic Aperture Radar (SAR) Field-Programmable Gate Array (FPGA)-Based Processor

An Efficient Dual-Channel Data Storage and Access Method for Spaceborne Synthetic Aperture Radar Real-Time Processing

A new chirp scaling algorithm based on the fractional Fourier transform

A Spaceborne Synthetic Aperture Radar Partial Fixed-Point Imaging System Using a Field- Programmable Gate Array−Application-Specific Integrated Circuit Hybrid Heterogeneous Parallel Acceleration Technique

Exact spectrum of non-linear chirp scaling and its application in geosynchronous synthetic aperture radar imaging

Research on the method of fast inverse realisation of Vandermonde matrix based on FPGA

Generation scheme of chirp scaling phase functions based on floating-point CORDIC processor

A New Improved Step Transform Algorithm for Highly Squint SAR Imaging

Implementation of CS coefficient calculation based on dual-operator engines in multimode spaceborne SAR imaging systems