NDLI: Driver circuit for a PAM-4 optical transmitter using 65 nm CMOS and silicon photonic technologies

Content Provider	IET Digital Library
Author	Zhou, S. Wu, H. Sadeghipour, K. Scarcella, C. Eason, C. Rensing, M. Power, M. Antony, C. Brien, P. O' Townsend, P. Ossieur, P.
Abstract	A push–pull silicon photonic Mach–Zehnder modulator (MZM) driver is presented which uses a switched capacitor approach to generate a ∼2 V peak-to-peak differential 4-level pulse amplitude modulation (PAM-4) signal. The driver chip includes a Gray encoder and retiming flip-flops. The switched capacitor approach allows driving the lumped silicon photonic MZM with reduced power consumption compared with the conventional approach of driving MZMs (with transmission line based electrodes) with a power amplifier. This is critical for upcoming short-reach link standards such as 400 Gbit/s 802.3 Ethernet. The chip was fabricated using a 65 nm CMOS technology and flip-chipped on top of the silicon photonic chip (fabricated using IMEC's ISIPP25G technology) that contains the MZM. Open eyes with 4 dB extinction ratio for a 36 Gbit/s (18 Gbaud) PAM-4 signal are experimentally demonstrated. The electronic driver chip has a core area of 0.11 mm2 and consumes 236 mW from 1.2 to 2.4 V supply voltages. This corresponds to an energy efficiency of 6.55 pJ/bit including Gray encoder and retiming, or 5.37 pJ/bit for the driver circuit only.
Starting Page	1939
Ending Page	1940
Page Count	2
ISSN	00135194
Volume Number	52
e-ISSN	1350911X
Issue Number	Issue 23, Nov (2016)
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/el/52/23
Alternate Webpage(s)	https://digital-library.theiet.org/content/journals/10.1049/el.2016.2418
Journal	Electronics Letters
Publisher Date	2016-10-25
Access Restriction	Open
Rights Holder	© The Institution of Engineering and Technology
Subject Keyword	802.3 Ethernet Bit Rate 36 Gbit/s Bit Rate 400 Gbit/s CMOS Integrated Circuit CMOS Technology Differential 4-level Pulse Amplitude Modulation Signal Driver Circuit Electronic Driver Chip Elemental Semiconductor Equipment And System Gray Encoder IMEC ISIPP25G Technology Integrated Optics Lumped Silicon Photonic MZM Modulation And Coding Method MZM Driver Open Eyes Optical Communication Device Optical Communication Equipment Optical Modulation Optical Transmitters PAM-4 Optical Transmitter PAM-4 Signal Power 236 MW Power Amplifier Power Consumption Reduction Pulse Amplitude Modulation Pulse Circuit Push-pull Silicon Photonic Mach-Zehnder Modulator Driver Retiming Flip-flops Silicon Silicon Photonic Chip Size 65 Nm Switched Capacitor Approach Transmission Line Based Electrodes Voltage 1.2 V to 2.4 V
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Highly sensitive 10 Gb/s PAM-4 optical receiver circuit for three-dimensional optoelectronic integration

Voltage-mode PAM4 driver with differential ternary R-2R DAC architecture

84 GBd (168 Gbit/s) PAM-4 3.7 Vpp power DAC in InP DHBT for short reach and long haul optical networks

2-tap pre-emphasis SST transmitter with skin effect loss equalisation in 65 nm CMOS technology

60 Gbits error-free 4-PAM operation with 850 nm VCSEL

40 Gbps 4-level pulse amplitude modulation closed-loop decision-feedback equaliser with high-speed comparator in 55 nm CMOS technology

PAM-4 VCSEL driver with selective falling-edge pre-emphasis

2 × 3.2 Gb/s single-ended IO transmitter with low-power dynamic FIR driver for the LPDDR4 standard

A CMOS 10-gb/s power-efficient 4-PAM transmitter

Driver circuit for a PAM-4 optical transmitter using 65 nm CMOS and silicon photonic technologies

Similar Documents

Highly sensitive 10 Gb/s PAM-4 optical receiver circuit for three-dimensional optoelectronic integration

Voltage-mode PAM4 driver with differential ternary R-2R DAC architecture

84 GBd (168 Gbit/s) PAM-4 3.7 Vpp power DAC in InP DHBT for short reach and long haul optical networks

2-tap pre-emphasis SST transmitter with skin effect loss equalisation in 65 nm CMOS technology

60 Gbits error-free 4-PAM operation with 850 nm VCSEL

40 Gbps 4-level pulse amplitude modulation closed-loop decision-feedback equaliser with high-speed comparator in 55 nm CMOS technology

PAM-4 VCSEL driver with selective falling-edge pre-emphasis

2 × 3.2 Gb/s single-ended IO transmitter with low-power dynamic FIR driver for the LPDDR4 standard

A CMOS 10-gb/s power-efficient 4-PAM transmitter

Driver circuit for a PAM-4 optical transmitter using 65 nm CMOS and silicon photonic technologies