NDLI: A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory

Content Provider	IEEE Xplore Digital Library
Author	Silva, V. Fernandes, J.R. Vestias, M.P. Neto, H.C.
Copyright Year	2012
Description	Author affiliation: INESC-ID/ISEL/IPL, Lisbon, Portugal (Vestias, M.P.) \|\| INESC-ID/IST/UTL, Lisbon, Portugal (Silva, V.; Fernandes, J.R.; Neto, H.C.)
Abstract	This paper presents a new architecture for a coarse-grained reconfigurable array targeted to linear algebra problems. The reconfiguration memories are implemented using magnetic tunneling junctions. These storage elements provide for non-volatility and for a very effective implementation of multi-context planes. The proposed architecture is organized as a 2-dimensional mesh of double precision floating-point execution units. The execution units are run-time reconfigurable. Its configuration information defines the operation to be executed and the data flow intra and inter execution units. The synthesis results of a prototype design of a 4×4 array targeting a 65 nm CMOS technology confirm that the proposed architecture is able to provide a very significant computational density and that the magnetic-based configuration memory can provide a very area efficient run-time reconfigurability.
Starting Page	1
Ending Page	6
File Size	538146
Page Count	6
File Format	PDF
ISBN	9781467329194
e-ISBN	9781467329217
DOI	10.1109/ReConFig.2012.6416756
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-05
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Context Ports (Computers) Double Precision Floating Point High-Performance Reconfigurable Computing Arrays Junctions Field programmable gate arrays Linear Algebra Magnetic tunneling Coarse Grain Reconfigurable Arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A reconfigurable computing architecture using magnetic tunneling junction memories

RISP design using tightly coupled reconfigurable FPGA cores

Automatic Fault Handling on Coarse Grain Reconfigurable Computing Architecture

Register file architecture optimization in a coarse-grained reconfigurable architecture

Scientific computing and fault mitigation on FPGA aboard the Solar Orbiter PHI instrument

High Performance Computing using Reconfigurable Hardware

Virtual shared memory architecture for inter-task communication in partial reconfigurable systems

Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier

An analysis of the double-precision floating-point FFT on FPGAs

A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory

Similar Documents

A reconfigurable computing architecture using magnetic tunneling junction memories

RISP design using tightly coupled reconfigurable FPGA cores

Automatic Fault Handling on Coarse Grain Reconfigurable Computing Architecture

Register file architecture optimization in a coarse-grained reconfigurable architecture

Scientific computing and fault mitigation on FPGA aboard the Solar Orbiter PHI instrument

High Performance Computing using Reconfigurable Hardware

Virtual shared memory architecture for inter-task communication in partial reconfigurable systems

Area-Efficient FPGA Implementation of Quadruple Precision Floating Point Multiplier

An analysis of the double-precision floating-point FFT on FPGAs

A High-Performance Reconfigurable Computing architecture using a magnetic configuration memory