NDLI: A low power configurable SoC for simulating delay-based audio effects

Content Provider	IEEE Xplore Digital Library
Author	Ling Liu Bar, J. Friedrich, F. Gutknecht, J. Shiao-Li Tsao
Copyright Year	2012
Description	Author affiliation: Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan (Shiao-Li Tsao) \|\| Computer Systems Institute, ETH Zürich, Zürich, Switzerland (Ling Liu; Bar, J.; Friedrich, F.; Gutknecht, J.)
Abstract	The rapid growth in the capability of modern FPGA devices allows developers to build a complete system on a single chip. These types of FPGA-based SoC (System-On-a-Chip) can normally achieve reduced system power, cost and size, and at the same time offer users a great deal of flexibility. The development of such SoCs normally starts from using a hardware / software co-design methodology in order to partition system tasks into computation-intensive and flexibility-demanding parts. Then, dedicated hardware and software will be implemented to realize these two parts. This paper presents an example which demonstrates the result of applying the hardware / software co-design methodology, a power efficient and performance reliable system architecture for realizing audio delay effects. Compared to similar implementations, our system architecture can save 40% of dynamic power consumption while offering the same data throughput and user flexibility.
Starting Page	1
Ending Page	6
File Size	1832605
Page Count	6
File Format	PDF
ISBN	9781467329194
e-ISBN	9781467329217
DOI	10.1109/ReConFig.2012.6416759
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-12-05
Publisher Place	Mexico
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Power demand FPGA Transmission line measurements Hardware Software delay-based audio effects hardware / software co-design Reverberation Field programmable gate arrays low-power SoC Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA integrated co-design

An Overview of Low-Power Techniques for Field-Programmable Gate Arrays

Fast FPGA-Based Delay Estimation for a Novel Hardware/Software Partitioning Scheme

A low-hardware consumption FPGA based configurable LDPC decoder

A high performance FPGA-based joint controller with hardware/software co-design method

Using FPGA-based configurable processors in teaching hardware/software co-design of embedded multiprocessor systems

FPGA-Based High Area Efficient Time-To-Digital IP Design

FPGA verification methodology for SiSoC based SoC design

FPGA low-power implementation of QRS detectors

A low power configurable SoC for simulating delay-based audio effects

Similar Documents

FPGA integrated co-design

An Overview of Low-Power Techniques for Field-Programmable Gate Arrays

Fast FPGA-Based Delay Estimation for a Novel Hardware/Software Partitioning Scheme

A low-hardware consumption FPGA based configurable LDPC decoder

A high performance FPGA-based joint controller with hardware/software co-design method

Using FPGA-based configurable processors in teaching hardware/software co-design of embedded multiprocessor systems

FPGA-Based High Area Efficient Time-To-Digital IP Design

FPGA verification methodology for SiSoC based SoC design

FPGA low-power implementation of QRS detectors

A low power configurable SoC for simulating delay-based audio effects