NDLI: Leakage power reduction of functional units in processors having zero-overhead loop counter

Content Provider	IEEE Xplore Digital Library
Author	Hanmin Park Jong Kyung Paek Jinho Lee Kiyoung Choi
Copyright Year	2009
Description	Author affiliation: School of Electrical Engineering and Computer Science, Seoul National University, 599 Gwanak-ro, Gwanak-gu, 151-744, Korea (Hanmin Park; Jong Kyung Paek; Jinho Lee; Kiyoung Choi)
Abstract	As the semiconductor process advances below 90nm technology node, leakage power has been an ever more serious concern. One of the most effective ways of reducing leakage power is power gating the circuits. Our work tries to find a micro-architectural way of applying power gating technique to functional units in a processor, while avoiding processor stalls, separate power control instructions, and much hardware overhead. We focus on loops, which typically cause long idle period for some functional units that are not used in the loops. Assuming that the target processor has zero-overhead loop feature, we exploit the existing hardware loop counter to determine when to wake up the functional units that have been turned off with the start of the loop execution. We use our own processor, ODALRISC, synthesized with 45nm process library and a C compiler to execute several benchmarks and realistic applications and obtain power report. The experimental results show that our approach achieves about 30% leakage power reduction on average in functional units for JPEG applications, with no performance degradation.
Starting Page	492
Ending Page	495
File Size	526697
Page Count	4
File Format	PDF
ISBN	9781424450343
DOI	10.1109/SOCDC.2009.5423916
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-22
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	power gating Energy consumption low-power Turning leakage power Counting circuits Rails Computer science zero-overhead loop Sleep Power control CMOS technology Hardware Electronic circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-Transistor Adiabatic Logic Circuits

Low-Power CMOS Synchronous Counter With Clock Gating Embedded Into Carry Propagation

Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits

Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units

Functional units power gating in SMT processors

Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating

Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead

Full Adder Circuit (2012)

Analysis and optimization of gate leakage current of power gating circuits

Leakage power reduction of functional units in processors having zero-overhead loop counter

Similar Documents

Leakage Reduction of Power-Gating Sequential Circuits Based on Complementary Pass-Transistor Adiabatic Logic Circuits

Low-Power CMOS Synchronous Counter With Clock Gating Embedded Into Carry Propagation

Integrating Clock Gating and Power Gating for Combined Dynamic and Leakage Power Optimization in Digital CMOS Circuits

Low-Power Leading-Zero Counting and Anticipation Logic for High-Speed Floating Point Units

Functional units power gating in SMT processors

Enhanced Leakage Reduction Techniques Using Intermediate Strength Power Gating

Dynamic state-retention flip-flop for fine-grained power gating with small design and power overhead

Full Adder Circuit (2012)

Analysis and optimization of gate leakage current of power gating circuits

Leakage power reduction of functional units in processors having zero-overhead loop counter