NDLI: A New 24/36-GHz Transceiver architecture for 60-GHz applications

Content Provider	IEEE Xplore Digital Library
Author	Thangarasu, B.K. Yan, J. Kaixue Ma Qiong Zou Jianguo Ma Kiat Seng Yeo
Copyright Year	2009
Description	Author affiliation: School of Electronic Engineering, University of Electronic Science and Technology of China, Chengdu, China (Jianguo Ma) \|\| School of Electrical and Electronic Engineering, Nanyang Technological University, 639798, Singapore (Thangarasu, B.K.; Yan, J.; Qiong Zou; Kiat Seng Yeo) \|\| ST Electronics (Satcom & Sensor Systems), 29 New Industrial Road, Paya Lebar Building, 536213, Singapore (Kaixue Ma)
Abstract	This paper presents a novel 24/36-GHz double conversion heterodyne architecture for IEEE 802.15.3c (60-GHz) applications. The selection of the first local oscillator frequency as 36-GHz gives rise to an intermediate frequency that yields significant cost advantage by reusing the 24-GHz architecture adopted by the automotive industry for both the receiver and transmitter second stage frequency translation. The topology is symmetrical about the transmitter and receiver sections thus taking care of mismatch issues at the circuit level implementation. The system level simulation shows high image rejection ratio and low requirement on image rejection low noise amplifier (LNA) and mixer design. The proposed architecture reduces the influence of harmonics and sub-harmonics during the mixer phase and exhibits less inter-modulation interference.
Starting Page	9
Ending Page	12
File Size	219306
Page Count	4
File Format	PDF
ISBN	9781424450343
DOI	10.1109/SOCDC.2009.5423806
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-22
Publisher Place	Korea (South)
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Local oscillators Costs Circuit simulation Transceivers transceiver front-end architecture millimeter-wave Automotive engineering Noise level Circuit topology Transmitters Super-heterodyne transceiver IEEE 802.15.3c Frequency 60-GHz Circuit noise
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in