NDLI: Unfolding enhancements speed FSM based simulation

Content Provider	IEEE Xplore Digital Library
Author	Radcliffe, P.
Copyright Year	2008
Description	Author affiliation: RMIT Univ., Melbourne, VIC (Radcliffe, P.)
Abstract	Simulation of real systems such as communications protocols can prove a system will work before any implementation, and test all possible operational states faster and more cheaply than could be achieved with a real physical system. This checking is usually performed by creating a reachability tree that shows all possible outcomes starting from one initial state and checking that all sequences result in an acceptable outcome. Examining the full reachability tree of a system described by Finite State Machines (FSMs) or Petri nets can guarantee the discovery of all incorrect behavior, but can take excessive computing time. Unfolding the reachability tree of a system described by Petri nets has been shown to dramatically reduce the simulation time. This paper shows several advantages if this unfolding is applied to an FSM model of a system instead. Such an approach allows fast discovery of deadlock, and livelock caused by true livelock or by unfairness in the simulation The unfolding method is extended to show how a system can be tested for all possible ldquounexpected inputsrdquo and ldquoany initial staterdquo, both of which are essential when analyzing the robustness of real world protocols. The method is applied to a communications protocol called 2-wire TIA where the simulation speed up was estimated to be a factor of 1.8 billion.
Starting Page	939
Ending Page	944
File Size	245280
Page Count	6
File Format	PDF
ISBN	9781424421701
ISSN	19354576
DOI	10.1109/INDIN.2008.4618236
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-13
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

An efficient design of FSM based 32-bit unsigned high-speed pipelined multiplier using Verilog HDL

FSM watermarks based on ordering of flip flops

An improved FSM-based method for BGP protocol conformance testing

Plavis/FSM: an Environment to Integrate FSM-based Testing Tools

CHARMM at 45: Enhancements in Accessibility, Functionality, and Speed.

Synthesis of speed-independent circuits from STG-unfolding segment

An event‐based approach to validating solar wind speed predictions: High‐speed enhancements in the Wang‐Sheeley‐Arge model

Deterministic execution testing of FSM-based protocols

Theory and simulation analysis of FSM used in internal corrosion monitoring for oil&gas pipeline

Unfolding enhancements speed FSM based simulation

Similar Documents

An efficient design of FSM based 32-bit unsigned high-speed pipelined multiplier using Verilog HDL

FSM watermarks based on ordering of flip flops

An improved FSM-based method for BGP protocol conformance testing

Plavis/FSM: an Environment to Integrate FSM-based Testing Tools

CHARMM at 45: Enhancements in Accessibility, Functionality, and Speed.

Synthesis of speed-independent circuits from STG-unfolding segment

An event‐based approach to validating solar wind speed predictions: High‐speed enhancements in the Wang‐Sheeley‐Arge model

Deterministic execution testing of FSM-based protocols

Theory and simulation analysis of FSM used in internal corrosion monitoring for oil&gas pipeline

Unfolding enhancements speed FSM based simulation