NDLI: A real-time finite line detection system based on FPGA

Content Provider	IEEE Xplore Digital Library
Author	Dongkyun Kim Seung Hun Jin Nguyen Tuong Thuy Ki Hoon Kim Jae Wook Jeon
Copyright Year	2008
Description	Author affiliation: Sch. of Inf. & Commun. Eng., Sungkyunkwan Univ., Suwon (Dongkyun Kim; Seung Hun Jin; Nguyen Tuong Thuy; Ki Hoon Kim; Jae Wook Jeon)
Abstract	Image processing and analysis are active research topics. An intelligent vehicle and a service robot require these techniques. In particular, there is a big demand for line detection because it has a wide range of applications. The line features in an image are used for object identification, robot navigation, and intelligent vehicle control. To detect the lines, a Hough transform is generally used. The Hough transform has good detection results and it is robust to noise, but it takes a long time to execute and it requires a great deal of memory to store the parameter space. This paper proposes a dedicated line detection hardware system. To increase the processing speed, it has a parallel Hough transform unit, and it partitions the parameter space to decrease the memory requirements. It can detect not only the line parameters, but also the exact start and end points of each line, and it sorts these lines by length. It can display the detected line on a monitor via the DVI interface. This system is designed with VHDL and implemented on an XC4VLX200 FPGA. The device usage is about 15% and the maximum clock frequency is 67 MHz. It can detect up to 256 lines in one image frame and it can process up to 149 frames per second. The simulation and real experimental results are given to verify the system performance.
Starting Page	655
Ending Page	660
File Size	464267
Page Count	6
File Format	PDF
ISBN	9781424421701
ISSN	19354576
DOI	10.1109/INDIN.2008.4618183
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-13
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in