NDLI: System modeling and stability design for peak current-mode buck power converter

Content Provider	IEEE Xplore Digital Library
Author	Xiao-fei Chen Xue-cheng Zou Jun Cheng Kai Yu Shuang-xi Lin
Copyright Year	2008
Description	Author affiliation: Dept. of Electron. Sci. & Tech., Huazhong Univ. of Sci. & Technol., Wuhan (Xiao-fei Chen; Xue-cheng Zou; Jun Cheng; Kai Yu)
Abstract	In this paper, a small-signal model of a kind of peak current-mode pulse-width-modulation (PWM) control buck converter is presented which uses the circuit state average approach and combines with the consideration of influence by load change, and mutual effect between voltage feedback loop and current feedback loop. Based on the small-signal model, this paper proposes a novel method of systematic stability design. The principle is, firstly, just considering the stability design of current inner loop by cutting off the voltage outer loop; when the current inner loop compensation succeeds; we close the inner loop and complete the design of outer loop compensation. Consequently the stability design of the whole systematic circuit completes. This paper also gives a brief discuss on the issue of input immunity and output immunity. Finally, by using Matlab Simulink, based on system equivalent model which is established in this paper, and Hsipce, based on transistor-level circuit, this paper works out the system transient response simulation. Results from the simulation show that the system small-signal model proposed in this paper is reasonable, and the system-level design based on the model is feasible. Also, it is capable to enhance the system stability and has good input and output immunity.
Starting Page	933
Ending Page	938
File Size	348171
Page Count	6
File Format	PDF
ISBN	9781424421701
ISSN	19354576
DOI	10.1109/INDIN.2008.4618235
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-13
Publisher Place	South Korea
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Using modified z-transforms to model the dynamics of the peak current-mode controlled buck converter

Stability Issues in Peak Limiting Current Mode Controlled Buck Converter

Dynamical Characterization of Peak-Current-Mode-Controlled Buck Converter With Output-Current Feedforward

Stability analysis of a peak and deep current mode buck-boost converter

Modeling and analysis of Buck converter based on parallel current mode control strategy

Stability Issues in Peak Limiting Current Mode Controlled Buck Converter

Minimising peak current in boundary conduction mode for the four-switch buck–boost DC/DC converter with soft switching

Dynamics and stabilization of peak current-mode controlled buck converter with constant current load

Design of a novel nonlinear slope compensation circuit for peak current-mode boost DC-DC converter

System modeling and stability design for peak current-mode buck power converter

Similar Documents

Using modified z-transforms to model the dynamics of the peak current-mode controlled buck converter

Stability Issues in Peak Limiting Current Mode Controlled Buck Converter

Dynamical Characterization of Peak-Current-Mode-Controlled Buck Converter With Output-Current Feedforward

Stability analysis of a peak and deep current mode buck-boost converter

Modeling and analysis of Buck converter based on parallel current mode control strategy

Stability Issues in Peak Limiting Current Mode Controlled Buck Converter

Minimising peak current in boundary conduction mode for the four-switch buck–boost DC/DC converter with soft switching

Dynamics and stabilization of peak current-mode controlled buck converter with constant current load

Design of a novel nonlinear slope compensation circuit for peak current-mode boost DC-DC converter

System modeling and stability design for peak current-mode buck power converter