NDLI: Evaluation of an ATCA based LLRF system at FLASH

Content Provider	IEEE Xplore Digital Library
Author	Simrock, S. Butkowski, L. Grecki, M. Jezynski, T. Koprek, W. Jablonski, G. Jalmuzna, W. Makowski, D. Piotrowski, A. Czuba, K.
Copyright Year	2009
Description	Author affiliation: DESY, Hamburg, Germany (Simrock, S.; Butkowski, L.; Grecki, M.; Jezynski, T.; Koprek, W.) \|\| Department of Microelectronics and Computer Science, Technical University of ¿ód¿, Poland (Jablonski, G.; Jalmuzna, W.; Makowski, D.; Piotrowski, A.) \|\| Institute of Electronic Systems, Warsaw University of Technology, Poland (Czuba, K.)
Abstract	Future RF Control systems will require simultaneous data acquisition of up to 100 fast ADC channels at sampling rates of around 100 MHz and real time signal processing within a few hundred nanoseconds. At the same time the standardization of Low-Level RF systems are common objectives for all laboratories for cost reduction, performance optimization and machine reliability. Also desirable are modularity and scalability of the design as well as compatibility with accelerator instrumentation needs including the control system. All these requirements can be fulfilled with the new telecommunication standard ATCA when adopted to the domain of instrumentation. We describe the architecture and design of an ATCA based LLRF system for the European XFEL. Initial results of the demonstration of such a system at the FLASH user facility will be presented. Presented are the results of operating essential components of a prototype during the machine studies in January and March 2009.
Starting Page	111
Ending Page	114
File Size	706377
Page Count	4
File Format	PDF
ISBN	9781424447985
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-25
Publisher Place	Poland
Access Restriction	Subscribed
Rights Holder	Tech Univ of Lodz
Subject Keyword	Real time systems Instruments Data acquisition Laboratories Signal sampling Standardization Control systems Radio frequency Control Feedback Signal processing Cost function Advanced TCA Accelerator
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in