NDLI: Low power data conversion based on Non-Uniform Sampling for multistandard receiver

Content Provider	IEEE Xplore Digital Library
Author	Ben-Romdhane, M. Rebai, C. Ghazel, A. Desgreys, P. Loumeau, P.
Copyright Year	2009
Description	Author affiliation: CIRTA'COM Research Unit, SUP'COM Tunis, Tunisia (Ben-Romdhane, M.; Rebai, C.; Ghazel, A.) \|\| LTCI-CNRS UMR 5141, TELECOM ParisTech, Paris, France (Desgreys, P.; Loumeau, P.)
Abstract	Uniform sampling introduces aliases due to periodic sampling instants. Therefore, in conventional receiver architecture, an Anti-Aliasing Filter (AAF) is required to suppress these aliases. The used solution to relax the AAF consists on the over-sampling technique. A promising alternate solution is to non-uniformly sample the analog signal. Indeed, Non-Uniform Sampling (NUS) has been studied since decades and researchers proved that NUS avoids aliasing under some conditions. In this work, we focus on adapting NUS in a multistandard receiver to relax the AAF constraints. This leads to other advantages in the multistandard NUS-based homodyne receiver such as, reducing dynamic power consumption of the Analog-to-Digital Converter (ADC). The most adapted and interesting scheme to be implemented is the time quantized pseudorandom sampling. The circuit added to generate non-uniform clock has to consume less power than the difference of power consumption between the non-uniform sampling and the uniform over-sampling. Hence, we propose a pseudorandom signal sampler to control the ADC. We realize a test platform and measure that it satisfies the power consumption condition.
Starting Page	261
Ending Page	265
File Size	470070
Page Count	5
File Format	PDF
ISBN	9781424443208
DOI	10.1109/DTIS.2009.4938067
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-06
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Circuits Signal sampling Receivers Radio Receivers Analog-digital conversion Antialiasing Power measurement Data conversion Low Power Sampling methods Frequency Analog-to-Digital Converter Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Non-Uniform Sampled Signal Reconstruction for Multistandard WiMAX/WiFi Receiver

Pseudorandom clock signal generation for data conversion in a multistandard receiver

Pseudorandomly controlled ADC characterization towards multistandard receiver

Low Power Implementation of Decimation Filters in Multistandard Radio Receiver Using Optimized Multiplication-Accumulation Unit

A 22mW 227Msps 11b self-tuning ADC based on time-to-digital conversion

Designing Time-to-Digital Converter for Asynchronous ADCs

Flexible baseband analog front-end for NUS based multistandard receiver

A Low-Power Successive Approximation Analog-to-Digital Converter Based on 2-Bit/Step Comparison

Crosstalk on Sampling Clock and Additive Dither in Radio Receiver IF Digitization

Low power data conversion based on Non-Uniform Sampling for multistandard receiver

Similar Documents

Non-Uniform Sampled Signal Reconstruction for Multistandard WiMAX/WiFi Receiver

Pseudorandom clock signal generation for data conversion in a multistandard receiver

Pseudorandomly controlled ADC characterization towards multistandard receiver

Low Power Implementation of Decimation Filters in Multistandard Radio Receiver Using Optimized Multiplication-Accumulation Unit

A 22mW 227Msps 11b self-tuning ADC based on time-to-digital conversion

Designing Time-to-Digital Converter for Asynchronous ADCs

Flexible baseband analog front-end for NUS based multistandard receiver

A Low-Power Successive Approximation Analog-to-Digital Converter Based on 2-Bit/Step Comparison

Crosstalk on Sampling Clock and Additive Dither in Radio Receiver IF Digitization

Low power data conversion based on Non-Uniform Sampling for multistandard receiver